Semiconductor Wafer Pattern Conformity via Metrology Feedback
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As microelectronic devices shrink in size and increase in complexity, existing semiconductor fabrication techniques find it increasingly difficult to maximize yield and electrical-mechanical functionality due to systemic non-conformities in wafer patterns.
Innovation Solution
The described technologies enhance systemic conformities in semiconductor wafers by using fabrication metrology data to detect and ameliorate non-conformities through a combination of tools, including deposition, photolithography, etching, and cleaning, with advanced process control systems to optimize the fabrication process and improve device functionality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If microelectronic devices are shrunk in size and complexity is increased, then device functionality is improved, but manufacturing precision deteriorates due to systemic non-conformities in wafer patterns
Solution Approach 1:
The system performs preliminary detection of non-conformities through fabrication metrology data collection before final device fabrication is completed. By identifying non-conforming regions in advance and determining their systemic impact on device functionality, the system enables corrective actions to be taken before defective devices are manufactured, thus maintaining manufacturing precision while enabling device shrinkage and complexity increases
Solution Approach 2:
The system establishes a feedback loop where fabrication metrology data is continuously collected, analyzed for non-conformities, and used to determine systemic impacts on device functionality. This feedback mechanism allows real-time adjustments to fabrication processes to maintain pattern conformity despite increasing device complexity and size reduction
2Ease of manufacture
If existing fabrication techniques are used, then manufacturing simplicity is maintained, but yield of functional devices deteriorates due to inability to address systemic non-conformities
Solution Approach 1:
The system introduces an intermediary analysis layer between existing fabrication techniques and final device output. Fabrication metrology data is collected and analyzed to identify non-conformities and their systemic impacts, serving as an intermediary step that bridges simple existing fabrication processes with the need to maintain high device yield. This intermediary analysis enables yield improvement without fundamentally changing or complicating the underlying fabrication techniques
Solution Approach 2:
The system replaces mechanical trial-and-error fabrication approaches with a data-driven, analytical approach. Instead of relying on physical experimentation and mechanical adjustments to improve yield, the system uses fabrication metrology data collection, computational analysis of non-conformities, and systematic determination of their impacts to guide process improvements, thereby maintaining fabrication simplicity while dramatically improving device yield
Data Source
AI summary
Described herein are techniques related to a semiconductor fabrication process that facilitates the enhancement of systemic conformities of patterns of the fabricated semiconductor wafer. A semiconductor wafer with maximized systemic conformities of patterns will maximize the electrical properties and/or functionality of the electronic devices formed as part of the fabricated semiconductor wafer. This Abstract is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.