Wafer Scribe Line Test Keys for Strain and Dopant Monitoring

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The semiconductor industry faces challenges in reliably testing the processing state of wafers without contaminating or interfering with the production devices, particularly as feature sizes shrink and component counts increase, leading to increased wafer-to-wafer variation and the need for accurate characterization of physical characteristics like strain relaxation and dopant activation.

Innovation Solution

The implementation of wafer-level test keys with test pads that mirror the physical characteristics of semiconductor devices, formed using the same processes as the devices themselves, allowing for testing within the scribe line of the wafer without occupying die space, and removable during dicing, thereby reducing contamination and variation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If blanket testing is performed on wafers during fabrication, then wafer processing state can be monitored, but contamination and interference with production devices occur

Engineering Contradiction:
Improvewafer processing state monitoringVSAvoidcontamination and interference
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The wafer is segmented into functional die areas and non-functional scribe line areas. Test keys are placed exclusively in the scribe line regions, separating testing functions from production device areas. This segmentation allows testing to occur on the same wafer without the test structures interfering with or contaminating the actual semiconductor devices being manufactured.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Test keys serve as intermediary structures that enable indirect testing of wafer processing state. Rather than directly testing production devices, the test keys act as proxies that mirror critical physical characteristics (strain relaxation, dopant activation) of the actual devices. Measurements on these intermediary test keys provide information about processing state without contaminating the production devices.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If test structures are added to characterize physical characteristics, then measurement accuracy improves, but device complexity increases

Engineering Contradiction:
Improvephysical characteristic characterizationVSAvoidwafer structure complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The test keys incorporate localized variations in physical characteristics (different strain levels, different dopant concentrations) within specific regions of the scribe line. Each test key is designed with specific local qualities that mirror particular aspects of the production devices. This allows precise measurement of specific physical characteristics without requiring complex test structures across the entire wafer.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

Test keys are simplified copies of production devices that replicate critical physical characteristics and processing responses. Rather than using full-scale complex device structures for testing, the patent creates simplified test structures that copy the essential features (strain, doping, epitaxial growth characteristics) needed for process monitoring. This reduces test structure complexity while maintaining measurement precision.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS10535573B2System and method for test key characterizing wafer processing state
Publication Date: 2020.01.14 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US10535573B2 patent drawing
  • US10535573B2 patent drawing
  • US10535573B2 patent drawing

AI summary

Disclosed herein is a method for forming a test key system for characterizing wafer processing states, the method comprising forming a plurality of shallow trench isolation structures (STIs) on a substrate of a wafer and in a scribe line of the wafer and forming a test key on the substrate of a wafer and in the scribe line of the wafer. Forming the test key comprises forming at least one test key group having a plurality of test key series, each of the plurality of test key series having a plurality of test pads, each one of the plurality of test key series having a first physical characteristic different from the first physical characteristic of other test key series the at least one first test key group.