Semiconductor Wafer Stress Compensation for Bowing Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor wafer bowing caused by mechanical stress during fabrication poses challenges for maintaining wafer flatness, which affects pattern fidelity and manufacturing yield, especially as feature sizes shrink and 3D device architectures are implemented.
Innovation Solution
The method involves forming trenches in scribe lines of the semiconductor wafer and filling them with a stress-compensation material to reduce wafer bowing, using a photomask-designed pattern and process to achieve the necessary strain profile for stress compensation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a strained layer is deposited to enable 3D device architectures and high areal density, then device functionality and packing density are improved, but wafer bowing increases due to mechanical stress
Solution Approach 1:
The patent segments the wafer surface by forming trenches in the scribe line regions, creating localized zones for stress compensation. This segmentation allows the strained layer to be maintained over the die areas for high density while introducing compensating stress only in the trench regions of the scribe lines, thus resolving the contradiction between maintaining device density and controlling overall wafer bowing.
Solution Approach 2:
The patent applies local quality by placing stress-compensation material specifically in the scribe line trenches rather than uniformly across the entire wafer. This localized approach provides stress compensation where needed (in scribe lines) while preserving the strained layer integrity over the die areas, enabling both high device density and controlled wafer flatness.
2Productivity
If feature sizes are shrunk to increase component packing density, then cost is reduced and functionality is increased, but mask alignment and feature size control become more difficult due to wafer bowing
Solution Approach 1:
By segmenting the wafer into die regions and scribe line regions, the patent enables targeted stress management. The trenches are formed only in scribe lines, allowing the strained layer to maintain its stress profile over die areas for high-density features while introducing compensation mechanisms only in scribe regions, thus preserving mask alignment precision during patterning of nanoscale features.
Solution Approach 2:
The local application of stress-compensation material in scribe line trenches ensures that the strained layer over die areas maintains the stress necessary for high-density feature formation, while scribe line regions provide counterbalancing stress to maintain overall wafer flatness, enabling precise mask alignment even as feature sizes shrink.
3Area of moving object
If 3D device architectures are fabricated with thick stacked layers, then device footprint is reduced, but process-induced mechanical stress increases causing wafer bending
Solution Approach 1:
The patent segments the wafer structure by creating trenches in scribe lines, allowing the thick stacked layers to be formed over die areas for reduced device footprint while introducing stress-compensation zones in scribe line regions. This segmentation enables the coexistence of high vertical integration with controlled mechanical stress.
Solution Approach 2:
By applying stress-compensation material locally in scribe line trenches rather than uniformly across the wafer, the patent allows thick stacked layers to be maintained over die areas for minimal device footprint while providing localized stress compensation in scribe regions to counterbalance the process-induced mechanical stress from the thick layers.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively reduces wafer bowing, enabling improved pattern transfer and manufacturing yield by compensating for mechanical stress, thus facilitating the fabrication of advanced semiconductor devices with precise feature sizes and 3D architectures.
Implementation Method 1
reducing the bowing of the semiconductor wafer by filling the trenches with a stress-compensation material
Data Source
AI summary
This disclosure describes a method for fabricating a plurality of semiconductor devices in a semiconductor wafer includes: bowing a semiconductor wafer including a substrate by covering the substrate with a strained layer; forming trenches at locations in scribe lines of the semiconductor wafer, the scribe lines identifying areas between adjacent dies on the semiconductor wafer; and reducing the bowing of the semiconductor wafer by filling the trenches with a stress-compensation material.