Wafer Test Structure for Bridge and Rounded-Corner Defect Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor device fabrication processes lack effective methods for identifying defects such as bridge defects and rounded-corner defects during wafer acceptance tests, which can lead to costly reprocessing of defective dies.

Innovation Solution

A test structure is integrated into the semiconductor wafer with isolation regions, gate electrodes, gate dielectrics, and metal elements that allow for the measurement of resistance and capacitance to detect bridge defects and rounded-corner defects, enabling the determination of implant amounts in the active region.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional wafer acceptance testing is performed without specialized test structures, then the testing process is simpler, but defects such as bridge defects and rounded-corner defects cannot be identified

Engineering Contradiction:
Improvedefect identification capabilityVSAvoidtest structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent creates simplified test structures that replicate the critical geometric features and material properties of actual semiconductor devices. These test structures include isolation regions, active regions, gate electrodes, and metal interconnects that copy the essential characteristics of production devices, enabling defect detection without requiring full functional device complexity

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The test structure is divided into distinct functional regions including isolation regions with first metal interconnects, active regions with second metal interconnects, and gate electrodes. This segmentation allows separate testing of different defect types (bridge defects in isolation regions, rounded-corner defects in active regions) through dedicated measurement paths

Inventive Principle:
Principle #1Segmentation

2Measurement precision

If comprehensive defect detection is implemented, then quality control improves, but the measurement process becomes more complex

Engineering Contradiction:
Improvedefect detection accuracyVSAvoidmeasurement process complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

Different regions of the test structure are designed with specific local properties optimized for detecting particular defect types. Isolation regions are configured to detect bridge defects through resistance measurements, while active regions with specific corner geometries are configured to detect rounded-corner defects through capacitance measurements, allowing precise defect identification through region-specific measurements

Inventive Principle:
Principle #3Local quality

3Productivity

If test structures are added to wafers for defect detection, then yield enhancement is achieved, but fabrication process complexity increases

Engineering Contradiction:
Improveyield enhancementVSAvoidfabrication process complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The test structures are integrated into the existing semiconductor fabrication process flow, sharing common process steps with production devices. The same lithography, etching, deposition, and doping processes used for manufacturing actual devices are applied to create the test structures, eliminating the need for separate fabrication processes and minimizing additional process complexity

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables the identification of defects during wafer acceptance tests, improving the quality control of semiconductor components by distinguishing between bridge defects, rounded-corner defects, and implant variations, thereby reducing reprocessing costs and enhancing yield.

Implementation Method 1

The gate dielectrics are disposed between the gate electrodes and the wafer

Methodology Applied
Scientific EffectDielectric: Dielectric

Implementation Method 2

The first metal element is electrically coupled to one of the gate electrodes

Methodology Applied
Scientific EffectElectrical conduction: Conduction (electrical)

Implementation Method 3

The second metal element is electrically coupled to the active region

Methodology Applied
Scientific EffectElectrical conduction: Conduction (electrical)

Data Source

PatentUS11164800B2Test structure, semiconductor device and method for obtaining fabricating information in semiconductor device
Publication Date: 2021.11.02 NAN YA TECH
  • US11164800B2 patent drawing
  • US11164800B2 patent drawing
  • US11164800B2 patent drawing

AI summary

The present disclosure provides a test structure on a wafer. The test structure includes a plurality of isolation regions, an active region, a plurality of gate electrodes, a first metal element and a second metal element. The active region is disposed between the isolation regions. The gate electrodes are respectively disposed over one of the isolation regions and the active region. The first metal element is electrically coupled to one of the gate electrodes, and the second metal element is electrically coupled to the active region.