Wafer-to-Wafer Trench Capacitor Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current 2D Monolithic ICs require discrete components like capacitors at the board level, leading to increased pinout count, cost, area requirements, and electrical performance degradation due to parasitic capacitance and noise, with existing integration methods being costly and inefficient.
Innovation Solution
The integration of trench capacitors and through-silicon vias using a wafer-to-wafer bonding technique with a unique Via-last TSV approach, allowing for vertical integration and reduced pinouts, and employing a CMP process to minimize fabrication steps and costs, enabling the integration of larger capacitors without increasing chip size.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If discrete capacitors are used at board level, then electrical connection is achieved, but pinout count increases and cost increases
Solution Approach 1:
The patent combines discrete capacitor functions directly into the IC chip by fabricating capacitor structures (such as MIM capacitors, trench capacitors, or stacked capacitors) within the same semiconductor fabrication process as the active circuitry. This integration eliminates the need for separate discrete capacitor components and their associated pinouts, thereby reducing package complexity while maintaining electrical connection functionality.
Solution Approach 2:
The patent employs three-dimensional capacitor structures (e.g., vertically stacked capacitors, trench capacitors extending into the substrate, or multi-layer MIM capacitors) to achieve large capacitance values within a small planar footprint. By utilizing the vertical dimension and subsurface volume, the design accommodates large-value capacitors without increasing chip area, thus avoiding additional pinouts while maintaining compact packaging.
2Reliability
If discrete capacitors are used at board level, then electrical connection is achieved, but board space increases
Solution Approach 1:
By integrating capacitor structures directly into the IC chip during semiconductor fabrication, the patent eliminates the need for separate discrete capacitor components on the PCB. This consolidation removes the physical space requirements for external capacitors and their mounting areas, thereby reducing overall board space while maintaining electrical connection functionality.
Solution Approach 2:
The patent utilizes three-dimensional capacitor architectures (such as vertically stacked capacitors, trench capacitors, or multi-layer structures) that achieve large capacitance values within a minimal planar footprint on the chip. This vertical integration approach allows large-value capacitors to be accommodated without increasing chip area or requiring additional board space for external components.
3Adaptability or versatility
If chip-to-chip bump technology is used for integration, then discrete devices are integrated, but package size increases and cost increases
Solution Approach 1:
The patent integrates passive capacitor devices and active IC circuitry into a single monolithic semiconductor structure using standard CMOS or BiCMOS fabrication processes. This unified integration approach eliminates the need for separate chip-to-chip bumping operations and stacked packaging, thereby reducing package size and complexity while maintaining the ability to integrate both discrete and active devices in one compact unit.
4Adaptability or versatility
If wafer-to-wafer packaging is used when chips are of different sizes, then integration is achieved, but yields per wafer decrease
Solution Approach 1:
The patent integrates both active IC circuitry and passive capacitor devices onto a single wafer using standard semiconductor fabrication processes, eliminating the need for subsequent wafer-to-wafer or chip-to-chip bonding operations. This monolithic integration approach ensures that all devices are fabricated simultaneously in the same fabrication batch, maximizing wafer yield while accommodating devices of different functional types and size requirements within the same integrated structure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces the number of pinouts, minimizes chip size, and improves yield by enabling the integration of larger capacitors while reducing fabrication costs and eliminating photoresist-related issues, resulting in a more efficient and cost-effective 3D modular integration of analog circuitry.
Implementation Method 1
wafer-to-wafer bonding technique
Implementation Method 2
CMP process
Data Source
AI summary
Passive, high density, 3d IC capacitor stacks and methods that provide the integration of capacitors and integrated circuits in a wafer to wafer bonding process that provides for the integration of capacitors formed on one wafer, alone or with active devices, with one or more integrated circuits on one or more additional wafers that may be stacked in accordance with the process. Wafer to wafer bonding is preferably by thermo-compression, with grinding and chemical mechanical polishing being used to simply aspects of the process of fabrication. Various features and alternate embodiments are disclosed.