Interconnect Wire Barrier Structure for Wider Via Processing Window
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor integrated circuits (ICs) are scaled down, the increased density and reduced spacing between conductive features lead to increased capacitance, power consumption, and time delay, making it challenging to maintain performance due to limitations in photolithography and device design.
Innovation Solution
The implementation of barrier structures and etch stop layers over interconnect wires in the ICs, which are resistant to specific etchants, allows for precise formation of interconnect vias without extending into adjacent dielectric layers, thereby maintaining isolation and increasing the processing window for via formation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the spacing between conductive features is reduced to increase density, then the element density is improved, but the capacitance increases leading to higher power consumption and time delay
Solution Approach 1:
The patent introduces intermediate barrier structures that segment the etching process into distinct stages. These barriers create isolated regions that prevent excessive etching, allowing precise via formation even when spacing is reduced, thereby enabling higher density without proportionally increasing capacitance and power consumption
2Quantity of substance
If the spacing between conductive features is reduced to increase density, then the element density is improved, but the time delay increases
Solution Approach 1:
The segmented barrier structure enables precise control of via depth and position, ensuring that vias are formed accurately without extending into adjacent dielectric layers. This precision maintains signal integrity and reduces time delay even as spacing is reduced for higher density
3Ease of manufacture
If conventional etching processes are used for via formation, then the process simplicity is maintained, but the processing window is reduced leading to misalignment and capacitance increase
Solution Approach 1:
The barrier structures are formed in advance before the via etching process. These pre-formed barriers establish precise etching boundaries that guide the etchant, ensuring that vias are formed with correct dimensions and positioning without requiring complex real-time process control
Solution Approach 2:
The barrier structures act as intermediary elements between the etchant and the underlying dielectric layers. They mediate the etching process by providing a resistant layer that stops etching at the desired depth, preventing the via from extending into adjacent dielectric layers and maintaining manufacturing precision
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces cross-talk between interconnect wires, enhances the reliability of the integrated chip by preventing capacitance increase and maintaining performance, even when via formation is misaligned, and increases the manufacturing efficiency.
Implementation Method 1
barrier structures and etch stop layers over interconnect wires in the ICs, which are resistant to specific etchants
Data Source
AI summary
In some embodiments, the present disclosure relates to an integrated chip that includes a first interconnect dielectric layer arranged over a substrate. An interconnect wire extends through the first interconnect dielectric layer, and a barrier structure is arranged directly over the interconnect wire. The integrated chip further includes an etch stop layer arranged over the barrier structure and surrounds outer sidewalls of the barrier structure. A second interconnect dielectric layer is arranged over the etch stop layer, and an interconnect via extends through the second interconnect dielectric layer, the etch stop layer, and the barrier structure to contact the interconnect wire.