Wireless Power Receiver Demodulator Ringing Suppression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing wireless power receiving apparatus experiences degradation in communication quality and bit error rate due to large ringing occurrences at the AC input terminals, which disrupts the frequency matching between the electric power signal and the detection signals, leading to unstable communication and increased error rates.

Innovation Solution

The apparatus incorporates a demodulator with a clock generating circuit that uses detection signals from both AC input terminals to generate a frequency detection clock, preventing contamination from ringing fluctuations, and an auxiliary circuit that adjusts the parallel resonance frequency of the reception antenna to suppress ringing, ensuring high-precision FSK demodulation and reduced bit error rates.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional demodulator uses detection signals from single AC input terminal, then the circuit is simple, but ringing fluctuations contaminate the frequency detection clock causing degradation in communication quality and bit error rate

Engineering Contradiction:
Improvecommunication qualityVSAvoiddemodulator circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The invention divides the detection process into two separate detection signals from two AC input terminals (AC1 and AC2) instead of using a single detection signal. Each terminal generates its own detection signal independently, and these segmented signals are then combined through logical operations to generate the frequency detection clock. This segmentation prevents ringing fluctuations from contaminating the clock signal while maintaining circuit feasibility.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The invention introduces asymmetry in the clock generation process by using logical operations (AND/OR gates) to combine detection signals from two asymmetric AC input terminals. The frequency detection clock is generated based on the logical relationship between the two detection signals rather than directly from one terminal, creating an asymmetric processing path that eliminates the harmful effect of ringing while preserving the useful frequency information.

Inventive Principle:
Principle #4Asymmetry

2Use of energy by moving object

If the reception antenna operates at its parallel resonance frequency, then power reception efficiency is high, but large ringing occurs that disrupts frequency matching and increases bit error rate

Engineering Contradiction:
Improvepower reception efficiencyVSAvoidcommunication stability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The invention dynamically adjusts the operating parameters of the reception antenna by changing its parallel resonance frequency. Instead of operating at a fixed resonance frequency for maximum power transfer, the system dynamically shifts the resonance frequency to a value different from the transmission frequency during FSK signal reception. This dynamic adjustment eliminates ringing while maintaining adequate power reception efficiency, as the antenna still operates near its resonant characteristics.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the physical parameter of the reception antenna's resonance frequency to resolve the contradiction. By adjusting the capacitance or inductance values in the antenna circuit, the parallel resonance frequency is shifted to a value that does not coincide with the transmission frequency, thereby suppressing ringing. This parameter change allows the system to maintain good power reception efficiency while eliminating the harmful ringing effect that degrades communication quality.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration effectively suppresses the degradation of communication quality and bit error rates even in situations with significant ringing, maintaining high-precision FSK demodulation and stable communication.

Implementation Method 1

The reception coil 302 receives the electric power signal S2 from the transmission coil 202

Methodology Applied
Scientific EffectElectromagnetic induction: Electromagnetic Induction

Implementation Method 2

The rectifier circuit 304 and the capacitor 306 rectify and smooth a current S4 induced at the reception coil 302 according to the electric power signal S2, thereby converting the current S4 into a DC voltage

Methodology Applied
Scientific EffectRectification:

Implementation Method 3

The transmission antenna 201 includes a transmission coil (primary coil) 202 and a resonance capacitor 203

Methodology Applied
Scientific EffectResonance: Resonance

Data Source

PatentUS10505396B2Wireless power receiving apparatus
Publication Date: 2019.12.10 ROHM CO LTD
  • US10505396B2 patent drawing
  • US10505396B2 patent drawing
  • US10505396B2 patent drawing

AI summary

A rectifier circuit includes an H-bridge circuit, and rectifies an AC current that flows through a reception antenna. A smoothing capacitor smoothes the output of the rectifier circuit. A demodulator demodulates an FSK-modulated electric power signal. A first comparator compares a voltage VAC1 at a first AC input terminal with a first threshold voltage VTH1, and generates a first detection signal. A second comparator compares a voltage VAC2 at a second AC input terminal with a second threshold voltage VTH2, and generates a second detection signal. A clock generating circuit generates a frequency detection clock CLK_OUT that transits according to a predetermined edge type of the first detection signal and a predetermined edge type of the second detection signal. A frequency detection circuit detects the frequency of the frequency detection clock.