Wordline Clamp Circuits for DRAM Capacitive Coupling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor technology advances and device dimensions shrink, the physical spacing between adjacent signal lines in ICs decreases, leading to increased capacitive coupling between adjacent signal lines, which causes functional problems in sensitive circuitry, such as signal integrity loss and memory cell malfunctions.
Innovation Solution
The implementation of clamp circuits and row drivers connected to the ends of wordlines in a semiconductor memory array, where the clamp circuits are activated to clamp the ends of wordlines to a predetermined potential, reducing capacitive coupling by forcing the ends of unselected wordlines to a low reference potential, thereby preventing signal integrity issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If device dimensions are shrunk to advance semiconductor technology, then integration density and productivity are improved, but capacitive coupling between adjacent signal lines increases causing signal integrity loss
Solution Approach 1:
The patent introduces clamp circuits as intermediary components connected to wordline ends. These clamp circuits act as mediators that actively control the potential at wordline ends, preventing capacitive coupling from affecting adjacent wordlines. The clamp circuits include transistors that can quickly discharge or hold charge at the ends of wordlines, thereby isolating the harmful capacitive coupling effect while maintaining high integration density.
2Area of stationary object
If physical spacing between adjacent signal lines is reduced, then area is reduced improving integration density, but capacitive coupling increases causing functional problems
Solution Approach 1:
The clamp circuits serve as intermediary protective components that are inserted between the closely spaced signal lines. By placing these clamp circuits at strategic positions (at the ends of wordlines), they provide a controlled path for charge discharge and prevent the capacitive coupling from causing signal integrity issues, thereby enabling closer spacing without sacrificing reliability.
Solution Approach 2:
The patent dynamically changes the electrical parameters (potential, impedance) at the ends of wordlines by activating clamp circuits. When a wordline is activated, the clamp circuits on adjacent wordlines are also activated to change their impedance state, effectively reducing the capacitive coupling effect. This dynamic parameter change allows for reduced spacing while maintaining signal integrity.
3Reliability
If clamp circuits are activated to clamp wordline ends to predetermined potential, then capacitive coupling is reduced improving signal integrity, but device complexity increases
Solution Approach 1:
The patent divides the wordline structure into segments by introducing clamp circuits at the ends of each wordline. This segmentation allows independent control of each wordline end, preventing the spread of capacitive coupling effects. The clamp circuits are segmented and distributed throughout the array, with each one managing a localized region, thereby reducing overall complexity compared to a global control approach.
Solution Approach 2:
The clamp circuits provide local quality control by addressing the capacitive coupling problem at specific locations (wordline ends) rather than requiring global modification of the entire signal line system. Each clamp circuit is locally activated based on the specific needs of adjacent wordlines, providing targeted protection where it is most needed while keeping the rest of the system simple.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively minimizes capacitive coupling between adjacent wordlines, preventing temporary signal rises that could cause memory cell leakage and ensuring accurate data storage and refresh operations in DRAM cells.
Implementation Method 1
the physical spacing between adjacent signal lines in ICs (integrated circuits) reduces. The reduced spacing in turn increases the capacitive coupling between adjacent signal lines
Data Source
AI summary
A semiconductor memory includes a memory array having memory cells coupled to wordlines and bitlines. Each wordline has a left end and an opposing right end. A first wordline in every two adjacent wordlines has its left end connected to a left row driver and its right end connected to a right clamp circuit, and a second wordline in every two adjacent wordlines has its right end connected to a right row driver and its left end connected to a left clamp circuit, such that when the right clamp circuits are activated, the right clamp circuits clamp the corresponding wordline ends to a predetermined potential, and when the left clamp circuits are activated, the left clamp circuits clamp the corresponding wordline ends to the predetermined potential.