XML-Based Logical Signal Grouping for RTL Generation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current electronic design automation tools lack the ability to define logical signals between modules in a way that allows for the reuse of identical hardware components in different placements, routings, and orientations without physical changes, which hinders efficient design and increases fabrication costs.

Innovation Solution

The method involves generating a register transfer level (RTL) description using logical signal grouping, where logical interfaces are defined in a compressed form and encapsulated in a structured document, allowing expansion scripts to populate RTL modules and manage connectivity and functionality, enabling easy redefinition of interfaces and assignment of default values for testing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If traditional HDLs like Verilog are used to define module interfaces, then design flexibility is limited and manual population of RTL modules is required, but hardware component reuse across different placements and routings is hindered and design complexity increases

Engineering Contradiction:
Improvehardware component reuseVSAvoiddesign complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent uses XML-based logical interface definitions as templates that can be copied and reused across multiple RTL modules. Instead of manually defining interfaces for each module instance, the same logical interface definition can be instantiated multiple times with different parameters, enabling hardware component reuse without physical changes. This template-based approach allows identical hardware components to be reused across different placements, routings, and orientations.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The patent employs parameterized XML definitions where logical interfaces can be instantiated with different parameters to accommodate various placements and routings. By changing parameters in the XML definition rather than the underlying hardware component, the same hardware can be adapted to different design configurations. This parameter-driven approach enables flexibility in placement and routing while maintaining hardware component identity and reusability.

Inventive Principle:
Principle #35Parameter changes

2Extent of automation

If manual population of RTL modules is performed without structured code encapsulation, then design automation is reduced, but time consumption and productivity are negatively impacted

Engineering Contradiction:
Improvedesign automationVSAvoidinterface creation speed
Core Design Contradiction:
Extent of automationVSProductivity

Solution Approach 1:

The patent performs preliminary actions by pre-defining logical interface specifications in XML format before RTL module instantiation. The XML definitions encapsulate all necessary interface information (signal names, directions, types, and relationships) in advance, allowing expansion scripts to automatically populate multiple RTL modules without manual intervention. This preliminary structuring of interface definitions enables automated generation of RTL code, significantly improving both design automation and productivity.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces XML-based logical interface definitions as an intermediary layer between high-level design specifications and low-level RTL implementation. This intermediary structured format serves as a bridge that can be automatically processed by expansion scripts to generate RTL code. The XML intermediary encapsulates interface information in a machine-readable format, enabling automated tooling to populate RTL modules without manual effort, thus enhancing both automation extent and productivity.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of operation

If logical interfaces are not encapsulated in a structured format, then quick redefinition and modification are difficult, but adaptability and ease of modification are reduced

Engineering Contradiction:
Improveinterface redefinition easeVSAvoidinterface flexibility
Core Design Contradiction:
Ease of operationVSAdaptability or versatility

Solution Approach 1:

The patent segments interface definitions into distinct XML elements and attributes, organizing interface information into structured, modifiable units. Each logical interface is divided into separate components (signal definitions, direction specifications, type declarations) that can be independently edited. This segmentation allows designers to quickly redefine specific interface aspects without affecting the entire interface structure, enhancing both ease of operation and adaptability for interface modifications.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent creates universal XML-based logical interface definitions that can serve multiple functions and be applied to different RTL modules. A single XML interface definition can be instantiated across multiple modules with different parameters, providing universal applicability. This multi-functional interface definition approach allows easy redefinition and modification that automatically propagates to all instances, enhancing both ease of operation and versatility across the entire design.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10824783B2Approach for logic signal grouping and RTL generation using XML
Publication Date: 2020.11.03 MARVELL ASIA PTE LTD
  • US10824783B2 patent drawing
  • US10824783B2 patent drawing
  • US10824783B2 patent drawing

AI summary

Systems and methods for generating an RTL description based on logical signal groupings are described. Logical interfaces are declared in a compressed form, and logical signal grouping is defined in a markup document. The definitions from the markup document are used by expansion scripts to populate RTL modules and encapsulate block connectivity and functionality. Multiple interfaces can be created instantly, and interface definitions for common interfaces may be easily re-defined. Default values may be assigned to module outputs for testing purposes, allowing for multi-module simulations where certain modules are shelled-out.