Bit Sequence Encoding with XOR Preprocessing for Better Compression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing bit sequence encoding methods do not effectively address the redundancy in bit sequences where zeroes and ones occur with significantly different frequencies, limiting the efficiency of storage and transmission.

Innovation Solution

A method that flips bits in bit sequences where zeroes and ones occur with different frequencies, generating a new bit sequence with balanced frequencies for improved compression, using sequential or parallel execution of bit flipping and XOR operations to adjust bit values based on preceding bits, followed by compression encoding.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of information

If entropy coding methods are used for lossless compression of bit sequences, then the difference between entropy of the compressed bit sequence and number of bits is reduced, but the encoding complexity and computational overhead increase

Engineering Contradiction:
Improvecompression efficiencyVSAvoidencoding complexity
Core Design Contradiction:
Loss of informationVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by performing bit flipping operations on the input bit sequence before entropy coding. The bit flipping step transforms the original bit sequence to balance the frequency of zeros and ones, creating a pre-processed sequence that has better entropy properties for subsequent compression. This preliminary transformation simplifies the overall encoding process by reducing the complexity burden on the entropy coding stage alone.

Inventive Principle:
Principle #10Preliminary action

2Device complexity

If bit sequences with significantly different frequencies of zeroes and ones are compressed directly, then the encoding process is simpler, but the compression efficiency is limited due to higher entropy

Engineering Contradiction:
Improveencoding simplicityVSAvoidcompression efficiency
Core Design Contradiction:
Device complexityVSLoss of information

Solution Approach 1:

The patent applies parameter changes by modifying the bit values in the sequence through flipping operations. Specifically, it changes the frequency distribution parameter of bits by flipping certain bits from their original state to achieve a more balanced distribution of zeros and ones. This parameter transformation reduces the entropy of the bit sequence, thereby improving compression efficiency without requiring fundamentally more complex encoding algorithms.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The bit flipping operation serves as a preliminary action that prepares the bit sequence for more effective compression. By transforming the bit sequence beforehand to achieve balanced bit frequencies, the patent creates optimal conditions for subsequent entropy coding, thus improving compression efficiency while keeping the overall process relatively simple.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If no bit flipping is performed and direct compression encoding is applied, then the encoding process is faster and simpler, but bit rate savings are limited

Engineering Contradiction:
Improveencoding speedVSAvoidbit rate savings
Core Design Contradiction:
ProductivityVSLoss of information

Solution Approach 1:

The patent introduces a preliminary bit flipping step that operates efficiently with linear time complexity, maintaining fast encoding speeds. This preliminary transformation prepares the data for more effective compression, enabling significant bit rate savings without substantially impacting encoding performance. The bit flipping operation is computationally lightweight compared to the overall compression process.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8514109B2Method and device for encoding an input bit sequence and corresponding decoding method and device
Publication Date: 2013.08.20 INTERDIGITAL MADISON PATENT HLDG
  • US8514109B2 patent drawing
  • US8514109B2 patent drawing

AI summary

The invention is made in the technical field of encoding and decoding of bit sequences. The invention proposes a device for compression-encoding an input bit sequence in which Zeroes and Ones occur equally frequent, comprising an XOR gate adapted for receiving pairs of immediately succeeding bits of the input bit sequence as inputs and for outputting further bits of another bit sequence, means for adding a bit to said other bit sequence wherein the added bit is a primary bit which is equal to a primary bit of the input bit sequence or a last bit which is equal to a last bit of the input bit sequence, and means for encoding the other sequence. The XOR gate transforms the input bit sequence into the other bit sequence which comprises more uneven frequencies of occurrence of Zeroes and Ones than the input bit sequence.