Zero-Offset Phase Detection for Multi-Domain Clock Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current synchronization circuits face challenges in achieving high accuracy, low latency, and efficient power usage, particularly in aligning clock signals across different domains with varying voltage and frequency conditions.
Innovation Solution
The implementation of a delay balancing circuit that utilizes a phase detection circuit, a digitally controlled delay line, and a glitch predictor to dynamically align clock signals by adjusting delays based on phase differences, allowing for dynamic voltage and frequency scaling while minimizing power consumption and accommodating multiple voltage domains.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional phase detection methods are used, then clock signals can be synchronized, but detection offset and reduced accuracy occur
Solution Approach 1:
The patent inverts the conventional phase detection approach by using a delay-locked loop where the feedback clock is delayed to align with the reference clock, rather than detecting the phase difference directly. This inversion eliminates detection offset by making the system self-correcting through the delayed feedback mechanism.
Solution Approach 2:
The patent introduces a delay element as an intermediary between the feedback clock and the phase detection process. This intermediary delay allows the feedback signal to be temporally adjusted, enabling accurate phase alignment without direct offset detection and improving measurement precision.
2Use of energy by moving object
If dynamic voltage and frequency scaling is implemented, then power consumption is reduced, but clock signal alignment across domains becomes more difficult
Solution Approach 1:
The patent implements dynamic delay adjustment in the delay-locked loop, allowing the system to adaptively compensate for timing variations caused by dynamic voltage and frequency scaling. This dynamic capability maintains clock alignment across different domains while enabling power-efficient operating modes.
Solution Approach 2:
The patent changes the delay parameter of the feedback path dynamically to accommodate different voltage and frequency conditions. By adjusting the delay amount based on operating conditions, the system maintains synchronization across domains while supporting dynamic power management.
3Reliability
If traditional synchronization circuits are used, then clock alignment is achieved, but latency and power consumption increase
Solution Approach 1:
The patent applies preliminary delay to the feedback clock signal to pre-align it with the reference clock before detection. This preliminary action eliminates the need for complex post-detection correction circuits, reducing overall latency while maintaining reliable clock alignment.
Data Source
AI summary
A phase detection circuit includes a first phase detection path having a first input to receive a first signal, and a second input to receive a second signal. Asynchronous transition detection circuitry detects an early/late relationship between the first signal and the second signal when at least one of the first signal and the second signal transitions from a first state to a second state. Output circuitry generates a control signal with a value based on the early/late relationship.