Early Defect Detection in Semiconductor Wafer Manufacturing
Here’s PatSnap Eureka !
Summary
Problems
Existing semiconductor manufacturing processes face challenges in identifying defects in semiconductor layers early in the manufacturing process, leading to delays and resource wastage due to traditional wafer acceptance testing being performed too late in the process.
Innovation solutions
Implementing in-line monitoring and testing of semiconductor wafers using scanning probe microscopy techniques, such as Scanning Spreading Resistance Microscopy (SSRM) and Scanning Resistance Profiling (SRP), to non-destructively examine the wafer profiles and compare them against predetermined standards, allowing for early detection and remediation of defects.
TRIZ Analysis
Specific contradictions:
General conflict description:
Principle concept:
If traditional wafer acceptance testing is performed late in the manufacturing process, then manufacturing completeness is achieved, but defect detection timing is delayed causing resource wastage
Why choose this principle:
The patent implements preliminary defect detection by performing wafer layer testing at mid-manufacturing stages rather than waiting for completion. Test structures are formed and evaluated during the manufacturing process to identify defects early, preventing waste of subsequent processing steps while maintaining manufacturing completeness through conditional continuation of processing based on test results
Principle concept:
If traditional wafer acceptance testing is performed late in the manufacturing process, then manufacturing completeness is achieved, but defect detection timing is delayed causing resource wastage
Why choose this principle:
The manufacturing process is segmented into distinct testable stages with intermediate testing points. The wafer fabrication process is divided such that specific layers can be tested independently at mid-manufacturing, allowing defect identification without requiring complete wafer fabrication. This segmentation enables early defect detection while preserving the ability to complete manufacturing if defects are not found
Application Domain
Data Source
AI summary:
Implementing in-line monitoring and testing of semiconductor wafers using scanning probe microscopy techniques, such as Scanning Spreading Resistance Microscopy (SSRM) and Scanning Resistance Profiling (SRP), to non-destructively examine the wafer profiles and compare them against predetermined standards, allowing for early detection and remediation of defects.
Abstract
A method of manufacturing a semiconductor wafer is disclosed. The method includes exposing the semiconductor wafer to one or more dopant species to form one or more first implant layers on the semiconductor wafer, testing one or more geometric parameter values of the formed one or more first implant layers, after testing the one or more geometric parameter values, conditionally exposing the semiconductor wafer to one or more dopant species to form one or more additional implant layers on the semiconductor wafer, after forming the one or more additional implant layers, conditionally forming one or more additional circuit layers on the semiconductor wafer to form a plurality of functional electronic circuits on the semiconductor wafer, and conditionally testing the semiconductor wafer with a wafer acceptance test (WAT) operation.