Random number generator, random number generation circuit and random number generation method

By using multiple frequency cycles in the random number generator, combined with shift registers and combined logic circuits, the problem of difficult to generate high random output sequences at high rates in the prior art is solved, and efficient and secure random number generation in the fields of 5G communication and IoT is achieved.

CN113138752BActive Publication Date: 2025-03-28MACRONIX INTERNATIONAL CO LTD
4 Cites 0 Cited by

Patent Information

Application Number
CN202010174948.4
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2020-03-03
Filing Date
2020-03-13
Publication Date
2025-03-28
Estimated Expiration
2040-03-13

AI Technical Summary

Technical Problem

Existing random number generators have difficulty generating high random output sequences at high rates, especially when applied in fields such as 5G communication and IoT. Randomness and speed have become two major design challenges.

Method used

A random number generator operating in multiple frequency cycles includes shift registers and combination logic circuits. Through the combination of series-connected storage elements and external random bit streams, a highly random output sequence is achieved.

Benefits of technology

The generation of output sequences with high randomness at high rates is achieved, ensuring security and reliability in communication technology applications.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

The present invention discloses a random number generator, a random number generation circuit and a random number generation method. The random number generation circuit includes a random number generator and can execute the random number generation method. The random number generator includes a shift register with N storage elements and a combinational logic circuit. The N storage elements receive random seeds in a static state and repeatedly perform bit shifting actions within multiple frequency cycles. The combinational logic circuit generates an output sequence based on the random seeds and a random bit stream obtained from an external source.
Need to check novelty before this filing date? Find Prior Art