Predicate propagation and merging circuits in a configurable spatial accelerator reduce control overheads while maintaining computational density.
Segmented register banks eliminate idle waiting time, allowing dedicated processors to maintain continuous operation.