Dual-rail PCHB and WCHB mapping improves semiconductor logic timing analysis while balancing cycle time, area cost, and power.
Maps logic netlists to dual-rail modules and uses satisfiability-don't-care optimization to cut synthesis workload, delay, area, and power.