Monolithic 3D GaN-Si IC Structure for Power Delivery and RF

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor technologies, such as Si and III-V, face limitations in power delivery and RF communication due to fundamental constraints, necessitating the development of more efficient and compact solutions for next-generation compute systems, particularly in 5G and beyond applications.

Innovation Solution

The integration of gallium nitride (GaN) three-dimensional integrated circuit technology, which enables monolithic 3D integration of GaN NMOS and Si CMOS, allowing for compact, efficient power delivery and RF solutions with enhanced performance and reduced form factor, leveraging features like drain field plates, multi-gate structures, and advanced fabrication techniques.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If Si and III-V technologies are used for power delivery and RF communication, then basic functionality is achieved, but energy efficiency and performance are limited due to fundamental constraints

Engineering Contradiction:
Improveenergy efficiencyVSAvoidperformance limitation
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent combines GaN HEMT technology with Si CMOS technology in a hybrid integrated circuit architecture. The GaN layer provides high-power and RF functions while the Si substrate provides digital control and logic functions, achieving superior energy efficiency and performance compared to using either technology alone.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent uses a composite structure consisting of a GaN layer grown on a Si substrate. This composite material approach leverages the wide bandgap properties of GaN for high efficiency power and RF operations while utilizing the mature Si CMOS ecosystem for control functions, resolving the fundamental limitations of single-material technologies.

Inventive Principle:
Principle #40Composite materials

2Productivity

If conventional 2D integrated circuit architecture is used, then manufacturing simplicity is maintained, but device density and functionality are limited

Engineering Contradiction:
Improvedevice densityVSAvoidintegration complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent transitions from conventional 2D planar integration to 3D vertical integration by stacking GaN HEMT devices and Si CMOS circuits in different layers. This dimensional change enables significantly higher device density and functionality while maintaining manufacturing feasibility through established 3D IC techniques.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Use of energy by moving object

If GaN technology is adopted for high-power and RF applications, then energy efficiency improves, but manufacturing cost and fabrication complexity increase

Engineering Contradiction:
Improveenergy efficiencyVSAvoidfabrication complexity
Core Design Contradiction:
Use of energy by moving objectVSEase of manufacture

Solution Approach 1:

The patent segments the integrated circuit into distinct functional regions: GaN HEMT devices for high-power and RF amplification, and Si CMOS circuits for digital control and signal processing. This segmentation allows each technology to be optimized for its specific function while simplifying the overall fabrication process by using established manufacturing techniques for each material system.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12148747B2Gallium nitride (GAN) three-dimensional integrated circuit technology
Publication Date: 2024.11.19 INTEL CORP
  • US12148747B2 patent drawing
  • US12148747B2 patent drawing
  • US12148747B2 patent drawing

AI summary

Gallium nitride (GaN) three-dimensional integrated circuit technology is described. In an example, an integrated circuit structure includes a layer including gallium and nitrogen, a plurality of gate structures over the layer including gallium and nitrogen, a source region on a first side of the plurality of gate structures, a drain region on a second side of the plurality of gate structures, the second side opposite the first side, and a drain field plate above the drain region wherein the drain field plate is coupled to the source region. In another example, a semiconductor package includes a package substrate. A first integrated circuit (IC) die is coupled to the package substrate. The first IC die includes a GaN device layer and a Si-based CMOS layer.