3D Semiconductor Memory Stack Segmentation for Dense Reliable Layouts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge is to enhance the integration density and reliability of three-dimensional semiconductor memory devices while overcoming the limitations of expensive equipment required for fine pattern formation in two-dimensional devices.
Innovation Solution
A three-dimensional semiconductor memory device is designed with a substrate featuring alternating electrode layers and insulating layers, including insulating line patterns that divide the stack structure into sub-stack structures, and vertical semiconductor patterns with inflection points, allowing for increased integration density and improved reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If two-dimensional or planar semiconductor devices are used, then the manufacturing process is simpler, but the integration density is limited due to the area occupied by unit memory cells
Solution Approach 1:
The patent transitions from two-dimensional planar memory cells to three-dimensional vertically stacked memory structures. Multiple memory cells are stacked in the vertical direction (third direction) above a common substrate, allowing integration density to increase without proportionally increasing the planar area. This dimensional transition enables higher capacity devices while maintaining reasonable chip footprints.
Solution Approach 2:
The memory device is divided into multiple functional regions including first and second cell regions separated by a separation region. Each cell region contains vertically stacked memory cells, and the separation region provides isolation and routing pathways. This segmentation allows for organized high-density storage while maintaining manufacturability through modular structure repetition.
2Productivity
If the area of connection regions and spare memory blocks is reduced to increase integration density, then more memory cells fit on the chip, but the reliability and manufacturability may be compromised
Solution Approach 1:
By stacking memory cells vertically, the patent achieves higher integration density without proportionally reducing the area allocated to connection regions and spare blocks. The vertical expansion allows the planar footprint for connections and spare memory to be maintained at adequate sizes, preserving reliability while increasing total capacity.
Solution Approach 2:
The device is segmented into distinct cell regions and connection regions with clear spatial separation. The separation region between cell regions provides dedicated pathways for bit lines and control signals, ensuring that connection regions maintain sufficient area for reliable electrical connections even as memory capacity increases through vertical stacking.
3Manufacturing precision
If expensive process equipment is used to increase pattern fineness, then manufacturing precision improves, but the manufacturing cost increases significantly
Solution Approach 1:
The patent achieves high integration density through vertical stacking rather than by reducing planar pattern dimensions. This approach avoids the need for extremely expensive fine-patterning equipment required for sub-10nm two-dimensional scaling, instead utilizing established vertical deposition and etching processes to create multi-layer stacked structures.
Solution Approach 2:
The memory structure is segmented into repeating units of electrode layers, insulating layers, and memory cells that can be manufactured using standard semiconductor processing equipment. This modular segmentation allows production with existing tooling rather than requiring next-generation lithography equipment, controlling manufacturing costs while achieving high density.
Data Source
AI summary
A three-dimensional semiconductor memory device may include a substrate including a first connection region, a first cell region, a separation region, a second cell region, and a second connection region, which are sequentially disposed in a first direction, a stack structure including electrode layers and insulating layers, which are alternately stacked on the substrate, the electrode layers including upper electrode layers, a first insulating line pattern on the separation region to penetrate the upper electrode layers and extend in a second direction crossing the first direction, second and third insulating line patterns on the separation region to penetrate the first insulating line pattern and the stack structure and to extend in the second direction to divide the stack structure into first and second sub-stack structures, and a remaining stack structure between the second and third insulating line patterns and spaced apart from the first and second sub-stack structures.