Access Line Bias Circuit for Memory Cell Current Correlation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face challenges in maintaining accurate bit error rates due to misalignment between set and reset margins caused by leakage currents and uncorrelated reference and clamp current variations, leading to uncertainty and reduced margins.
Innovation Solution
The implementation of an access line bias circuit that correlates reference and clamp currents by using the same reference voltage, limiting the maximum current flow and compensating for leakage currents to stabilize the margins during read operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If uncorrelated reference and clamp current variations are used in conventional memory devices, then device complexity is reduced, but bit error rate increases due to misalignment between set and reset margins
Solution Approach 1:
The patent merges the reference current and clamp current generation into a single unified circuit block, where both currents are derived from the same reference voltage through correlated transistor pairs. This integration ensures that variations in reference voltage affect both currents equally, maintaining margin alignment and reducing bit error rates while avoiding the need for separate uncorrelated current sources.
Solution Approach 2:
The patent implements a feedback mechanism where the reference current is used to dynamically adjust and correlate the clamp current. By using the same reference voltage and matching transistor characteristics, the system automatically compensates for voltage variations and maintains correlated current levels, improving reliability without requiring complex external control circuits.
2Measurement precision
If leakage currents are present in memory devices, then ease of operation is maintained, but margin accuracy deteriorates due to unaccounted leakage contributions
Solution Approach 1:
The patent converts the harmful effect of leakage currents into a beneficial reference signal. By measuring the leakage current through the selected memory cell and using it to adjust the clamp current level, the system compensates for leakage effects and maintains accurate margins. This approach maintains operational simplicity while achieving high margin accuracy.
3Reliability
If separate reference and clamp current sources are used, then device complexity is reduced, but set and reset margin alignment deteriorates
Solution Approach 1:
The patent merges the reference current and clamp current generation into a single unified circuit block, where both currents are derived from the same reference voltage through correlated transistor pairs. This integration ensures that variations in reference voltage affect both currents equally, maintaining margin alignment and reducing bit error rates while avoiding the need for separate uncorrelated current sources.
Data Source
AI summary
A variety of applications can include one or more memory devices having one or more memory arrays of memory cells, where each memory cell is a resistive memory cell arranged such that a clamp current for the memory cell can be provided by an access line biasing circuit to the memory cell opposite a coupling of a sense circuit to a digit line to the memory array. The access line biasing circuit and the sense circuit can be operated in a digit line precharge phase and an access line biasing phase of a memory cell of the memory array using a set of switches to control activities for the memory cell in the memory array, the sense circuit, and the access line biasing circuit. A reference current can be provided from the access line biasing circuit to the sense circuit. Additional devices, systems, and methods are discussed.