Array Substrate Capacitor Geometry for Higher-PPI Pixel Circuits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increase in PPI of display devices is limited by the arrangement density of light-emitting devices and pixel circuits in the driving backplane.
Innovation Solution
The array substrate design includes capacitors with overlapping electrode plates forming acute angles and optimized via hole configurations to increase the arrangement density of capacitors, allowing for higher PPI without compromising safety gaps.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the arrangement density of capacitors is increased to improve PPI, then the display resolution is improved, but the safety gap between adjacent capacitors may be compromised
Solution Approach 1:
The patent applies asymmetry by configuring the first and second sides of adjacent capacitor electrode plates to form acute angles rather than using symmetric parallel arrangements. Specifically, the first side of a first capacitor electrode plate and the second side of an adjacent capacitor electrode plate are positioned to form acute angles, allowing the capacitors to be arranged closer together while maintaining safe distances. This asymmetric angular configuration enables higher arrangement density (improving PPI) while preserving the safety gap requirement for reliable operation.
2Measurement precision
If the arrangement density of light-emitting devices is increased to improve PPI, then the display resolution is improved, but the manufacturing complexity increases
Solution Approach 1:
The patent merges the optimization of capacitor arrangement with the overall pixel circuit layout by integrating the acute angle configuration into the standard pixel circuit design. The capacitor electrode plates are configured with acute angles relative to each other in the same plane as the pixel circuits, allowing simultaneous optimization of both capacitor density and pixel circuit arrangement. This merging approach enables higher PPI without proportionally increasing manufacturing complexity, as the same fabrication process accommodates both the pixel circuits and the angular capacitor configurations.
Data Source
AI summary
The present application relates to an array substrate, which comprises: a driving backplane, in which a plurality of pixel circuits are formed, wherein capacitors of the plurality of pixel circuits comprise first capacitors and a second capacitor, a first electrode plate of each first capacitor has a first side edge, a first electrode plate of the second capacitor has a second side edge, the first side edge is opposite the second side edge, and a first included angle is formed between a straight line where the first side edge is located and a straight line where the second side edge is located, which is an acute angle.


