Adaptive Driver Strength for Consecutive-Bit Power Saving
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing signaling systems in integrated circuits consume excessive power due to constant drive strength for transmitting bit values, leading to inefficiencies in power management, especially when transmitting consecutive bits of the same value.
Innovation Solution
Implementing asymmetrically terminated signaling systems that adjust drive strength using Finite Impulse Response (FIR) based equalization, applying it unequally to the high and low sides, or only to one side, to reduce power consumption by varying the drive strength based on consecutive bit values, thereby optimizing power usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If constant drive strength is used for transmitting bit values, then signal integrity is maintained, but power consumption increases
Solution Approach 1:
The driver circuit dynamically adjusts its drive strength based on the detected consecutive bit values. When consecutive identical bits are detected, the drive strength is reduced for subsequent bits. This dynamic adaptation allows the system to maintain signal integrity when needed while reducing power consumption during sequences of consecutive bits, directly resolving the contradiction between constant drive strength requirements and power efficiency
Solution Approach 2:
The invention changes the drive strength parameter of the transmitter circuit based on the pattern of consecutive bit values. By detecting sequences of identical bits and adjusting the drive strength accordingly (reducing it for consecutive identical bits), the system optimizes power consumption while maintaining adequate signal integrity. This parameter adaptation resolves the contradiction by making drive strength variable rather than constant
2Reliability
If drive strength is increased to maintain signal integrity during consecutive bit transmission, then reliable communication is achieved, but current flow through termination impedance increases
Solution Approach 1:
The system dynamically adjusts drive strength based on consecutive bit detection. When consecutive identical bits are detected, the drive strength is reduced for subsequent bits in the sequence. This dynamic control prevents excessive current flow through the termination impedance while maintaining communication reliability, as the reduced drive strength is still sufficient for reliable reception of consecutive identical bits
3Reliability
If constant high drive strength is used, then signal quality is maintained, but power management efficiency decreases
Solution Approach 1:
The driver circuit implements dynamic drive strength adjustment based on the detection of consecutive bit values. When consecutive identical bits are detected, the drive strength is reduced for subsequent bits, improving power management efficiency. This dynamic behavior maintains adequate signal quality while optimizing power consumption, directly addressing the contradiction between constant high drive strength and power management efficiency
Solution Approach 2:
The invention changes the drive strength parameter dynamically based on the pattern of transmitted bit values. By detecting sequences of consecutive identical bits and adjusting the drive strength parameter accordingly, the system achieves better power management efficiency while maintaining sufficient signal quality for reliable communication
Data Source
AI summary
In an asymmetrically terminated communication system, the power consumed to transmit a particular bit value is adjusted based on whether the bit being output is the second, third, fourth, etc. consecutive bit with the same value after a transition to output the particular bit value. The adjustment of the power consumed to transmit the two or more consecutive bits with the same value may be made by adjusting the driver strength during the second, or subsequent, consecutive bits with the same value. The adjustment of the power consumed is performed on the bit value that consumes the most DC power and the other value is typically not adjusted.