ADC Clock Filtering for Synthetic Instrument Frequency Planning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Modern synthetic instrumentation systems face challenges in supporting both legacy analog and high-speed digital signals due to limitations in intermediate frequency (IF) and frequency plans, which lead to issues with filter-induced phase distortion and bandwidth constraints, necessitating an improved approach for frequency planning and clocking of analog-to-digital converters (ADCs).

Innovation Solution

The method involves amplifying and filtering an input clock to generate a filtered clock for the ADC, using a narrow bandpass filter, and dynamically switching the clock on and off based on input data availability, allowing the ADC to sample input data at a frequency above the Nyquist zone, thereby improving the noise floor and dynamic range. Additionally, the system iteratively selects an intermediate frequency and ADC sampling clock to ensure optimal system bandwidth and dynamic range synchronization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a narrow bandpass filter is used to filter the ADC sampling clock, then the noise floor is reduced and dynamic range is improved, but the device complexity increases due to additional filtering and switching components

Engineering Contradiction:
Improvenoise floor and dynamic rangeVSAvoidfiltering and switching components
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The clock signal is filtered in advance before being applied to the ADC, preparing a clean clock signal beforehand. This preliminary filtering action ensures that the ADC receives a high-quality clock signal with reduced noise and harmonics, improving the noise floor and dynamic range without requiring complex filtering during the ADC conversion process itself

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The bandpass filter is activated periodically only when the ADC is actively sampling input data, rather than being continuously active. The switch controller enables the filter during ADC operation and disables it when the ADC is idle, reducing power consumption and heat generation while maintaining the noise reduction benefits during critical sampling periods

Inventive Principle:
Principle #19Periodic action

2Adaptability or versatility

If the ADC samples input data at a frequency above the Nyquist zone, then wider signal bandwidths can be handled, but the frequency planning complexity increases to avoid aliasing and maintain signal integrity

Engineering Contradiction:
Improvesignal bandwidth handling capabilityVSAvoidfrequency planning and synchronization
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The system operates the ADC at sampling frequencies significantly above the traditional Nyquist minimum, utilizing higher frequency ranges to accommodate wider signal bandwidths. This parameter change in sampling frequency enables the system to handle modern wideband signals while the bandpass filter removes unwanted harmonics and the switch controller manages the increased switching activity

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The bandpass filter acts as an intermediary between the high-frequency clock source and the ADC, conditioning the clock signal to ensure it meets the specific frequency and purity requirements for wideband operation. This intermediary component simplifies the frequency planning by providing a clean, well-defined clock signal that reduces the burden on other frequency management aspects of the system

Inventive Principle:
Principle #24Intermediary (Mediator)

3Measurement precision

If the bandpass filter is continuously active, then the clock signal is always clean, but power consumption and heat generation increase

Engineering Contradiction:
Improveclock signal qualityVSAvoidpower consumption and heat generation
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The bandpass filter is activated periodically only when the ADC is actively sampling input data, rather than being continuously active. The switch controller enables the filter during ADC operation and disables it when the ADC is idle, reducing power consumption and heat generation while maintaining the noise reduction benefits during critical sampling periods

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The switch controller automatically manages the filter's activation and deactivation based on ADC operational status, creating a self-regulating system that adapts to real-time requirements without manual intervention. This self-service approach ensures optimal clock signal quality is provided only when needed, efficiently balancing performance and power consumption

Inventive Principle:
Principle #25Self-service

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the noise floor by more than 15 dB over a significant bandwidth and improves the dynamic range of the synthetic instrument system, allowing it to effectively handle wider signal bandwidths and support both legacy and high-speed digital signals without compromising data quality.

Implementation Method 1

amplifying an input clock to produce an amplified clock

Methodology Applied
Scientific EffectSignal amplification:

Implementation Method 2

filtering the amplified clock with a narrow bandpass filter to produce a filtered clock

Methodology Applied
Scientific EffectElectrical filtering: Filter (electronic)

Data Source

PatentUS8164498B2Proper frequency planning in a synthetic instrument RF system
Publication Date: 2012.04.24 BAE SYSTEMS INFORMATION ANDELECTRONIC SYSTEMS INTEGRATION INC
  • US8164498B2 patent drawing
  • US8164498B2 patent drawing
  • US8164498B2 patent drawing

AI summary

A system and method for clocking in analog-to-digital (ADC) converter in a synthetic instrument unit is presented. A method begins by applying an input clock to an amplifier to produce an amplified clock. The amplified clock is filtered to produce a filtered clock. The ADC of this synthetic instrument unit is clocked with the filtered clock. The input frequency of the ADC corresponds to a second or higher order Nyquist zone that is above the sampling frequency of the ADC. The input data is carried by an intermediate frequency (IF) signal. The filtered clock of ADC is switched off a clock path of the ADC when the ADC is not in use.