Adhesive Layer for DRAM Capacitor Structural Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As the density of dynamic random access memory (DRAM) increases, establishing effective electrical connections between memory cells becomes challenging due to varying structural designs and capacitor structures, leading to potential peeling or collapse of layers, which affects device performance.
Innovation Solution
Incorporating an adhesive layer, such as titanium, titanium nitride, tantalum, tantalum nitride, aluminum, or tungsten nitride, between the conductive cover layer and the insulating layer over the capacitor structure to enhance the binding force and prevent layer peeling or collapse.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the density of DRAM is increased, then the storage capacity is improved, but the structural stability of layers deteriorates leading to peeling or collapse
Solution Approach 1:
An adhesive layer is introduced as an intermediary between the conductive cover layer and the insulating layer. This adhesive layer specifically addresses the peeling issue by providing enhanced bonding capability, allowing high-density DRAM structures to maintain layer stability while achieving improved storage capacity.
2Adaptability or versatility
If various structural designs are used for memory cells, then the adaptability is improved, but the manufacturing complexity increases
Solution Approach 1:
The adhesive layer serves multiple functions: it provides adhesion between layers, accommodates various capacitor structure designs, and maintains manufacturing process compatibility. This universal component enables different memory cell structural designs without significantly increasing manufacturing complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The adhesive layer improves the structural integrity and performance of the semiconductor memory device by ensuring a strong bond between the conductive cover layer and the insulating layer, preventing structural defects and enhancing overall device performance.
Implementation Method 1
an adhesive layer is additionally disposed on a capacitor structure to enhance the binding between a conductive cover layer and an insulating layer over the capacitor structure
Data Source
AI summary
A semiconductor memory device is provided, and which includes a substrate, plural gates, plural plugs, a capacitor structure and a conducting cap layer. The gates are disposed within the substrate, and the plugs are disposed on the substrate, with each plug electrically connected to two sides of each gate on the substrate. The capacitor structure is disposed on the substrate, and the capacitor structure includes plural capacitors, with each capacitor electrically connected to the plugs respectively. The conducting cap layer covers the top surface and sidewalls of the capacitor structure. Also, the semiconductor memory device further includes an adhesion layer and an insulating layer. The adhesion layer covers the conducting cap layer and the capacitor structure, and the insulating layer covers the adhesion layer.


