Asymmetrical Emphasis in Memory Data Bus Drivers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory data bus drivers face challenges with weak output eye performance at high frequencies due to capacitive and inductive load impedances, leading to distortion and degradation of signal quality, which single symmetrical emphasis techniques fail to adequately address.

Innovation Solution

Implementing an asymmetrical emphasis in memory data bus drivers by applying pre-emphasis on signal pull downs and de-emphasis on signal pull ups, optimizing output eye performance and signal integrity through variable impedance adjustments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If single symmetrical emphasis techniques are implemented, then output eye performance is improved to some extent, but signal quality degradation at high frequencies is not adequately addressed

Engineering Contradiction:
Improveoutput eye performanceVSAvoidsignal quality
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent applies asymmetry by implementing different emphasis techniques for rising and falling edges of the signal. Pre-emphasis is applied to one edge while de-emphasis is applied to the opposite edge, creating an asymmetrical emphasis profile that better compensates for channel distortions and improves signal quality at high frequencies compared to symmetrical approaches

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent applies local quality by tailoring the emphasis characteristics to specific signal transitions. Instead of applying uniform emphasis to all edges, the system applies pre-emphasis to certain edges and de-emphasis to others based on the specific channel characteristics and distortion patterns, optimizing signal integrity for each transition type

Inventive Principle:
Principle #3Local quality

2Strength

If drive strength of output drivers is increased, then signal strength is improved, but signal quality degradation at higher frequencies continues

Engineering Contradiction:
Improvedrive strengthVSAvoidsignal quality
Core Design Contradiction:
StrengthVSManufacturing precision

Solution Approach 1:

The patent applies parameter changes by dynamically adjusting the emphasis parameters (pre-emphasis and de-emphasis levels) based on signal transition characteristics. This allows optimization of signal quality at high frequencies by modifying the temporal and amplitude parameters of the driver output, rather than simply increasing overall drive strength

Inventive Principle:
Principle #35Parameter changes

3Device complexity

If conventional driver designs with symmetrical emphasis are used, then implementation is simple, but receiver margin tests show poorer performance

Engineering Contradiction:
Improvedriver design complexityVSAvoidreceiver margin
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent implements asymmetrical emphasis that differentiates between rising and falling edges, requiring separate control mechanisms for pre-emphasis and de-emphasis. This increases design complexity but significantly improves receiver margin by better compensating for asymmetric channel distortions and load effects

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS9905287B2Asymmetrical emphasis in a memory data bus driver
Publication Date: 2018.02.27 INTEGRATED DEVICE TECH INC
  • US9905287B2 patent drawing
  • US9905287B2 patent drawing
  • US9905287B2 patent drawing

AI summary

An apparatus includes an interface and a circuit. The interface may be configured to generate a read signal that carries read data from a memory channel. The circuit may be configured to (i) modify the read signal with a de-emphasis on each pull up of the read signal and a pre-emphasis on each pull down of the read signal and (ii) transfer the read signal as modified to a memory controller.