Auto-Calibrated Corrective Reads for Memory Cell Interference

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices experience reliability issues due to cell-to-cell interference and intrinsic charge loss, leading to widened threshold voltage distributions and increased bit errors, which degrade the read window budget and affect data retention.

Innovation Solution

Implementing auto-calibrated corrective read processes that dynamically adjust read level offsets based on cell state information to compensate for interference and charge migration, using read level calibration to improve read accuracy and reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional read operations are used without calibration, then read speed is maintained, but read accuracy deteriorates due to cell-to-cell interference and charge loss

Engineering Contradiction:
Improveread accuracyVSAvoiddata retention
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent performs read level calibration before actual read operations to pre-adjust read levels based on detected threshold voltage distributions. This preliminary calibration compensates for cell-to-cell interference and charge loss effects, ensuring accurate reads while maintaining data retention reliability.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system continuously monitors threshold voltage distributions and uses this feedback to dynamically adjust read levels. By detecting shifts in voltage distributions caused by interference and charge loss, the system adapts read operations to maintain both accuracy and reliability under varying conditions.

Inventive Principle:
Principle #23Feedback

2Measurement precision

If read level calibration is performed frequently to improve accuracy, then measurement precision improves, but time consumption increases

Engineering Contradiction:
Improveread level accuracyVSAvoidcalibration time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs calibration on a partial basis, selecting representative sample cells rather than calibrating all cells. This partial calibration approach achieves sufficient read level accuracy without the excessive time cost of comprehensive calibration, balancing precision and time efficiency.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The system performs read level calibration periodically rather than continuously, scheduling calibration operations at intervals or under specific conditions. This periodic approach maintains adequate read accuracy while minimizing time loss by avoiding unnecessary frequent calibrations.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS20250253002A1Auto-calibrated corrective read
Publication Date: 2025.08.07 MICRON TECHNOLOGY INC
  • US20250253002A1 patent drawing
  • US20250253002A1 patent drawing
  • US20250253002A1 patent drawing

AI summary

A memory device includes a memory array and processing logic, operatively coupled to the memory array, to perform operations including initiating, with respect to a target cell of the memory array, a read operation, determining whether to perform the read operation as a corrective read with read level offset calibration, and in response to determining to perform the read operation as a corrective read with read level offset calibration, performing the corrective read with read level offset calibration to determine a calibrated read level offset associated with a state information bin to which the target cell is assigned.