Integrated Circuit Cell Layout Generation With Placement And Routing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing cell libraries for integrated circuit design are constructed manually, making automated cell layout generation difficult.

Innovation Solution

A cell layout generation device that includes a placer and a router to automatically generate and optimize cell layouts by determining transistor placements and routings based on predefined criteria, using an optimization engine to derive optimization parameters.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If manual cell layout generation is used, then cell libraries can be constructed with high precision, but the process requires significant time and labor

Engineering Contradiction:
Improvecell layout precisionVSAvoidlayout generation time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

The system performs preliminary actions by pre-defining placement criteria and routing criteria before actual cell layout generation. These criteria include design rules, optimization objectives, and constraints that are established in advance to guide the automated generation process, ensuring both precision and efficiency without manual intervention during the actual layout creation

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The cell layout generation device performs self-service by automatically generating cell layouts using its own integrated placement and routing capabilities. The system uses its predefined criteria and optimization objectives to autonomously determine transistor placements and interconnect routings without requiring external manual guidance, thereby reducing time loss while maintaining manufacturing precision through its built-in optimization engine

Inventive Principle:
Principle #25Self-service

2Productivity

If automated cell layout generation is implemented, then productivity increases, but manufacturing precision deteriorates due to lack of manual optimization

Engineering Contradiction:
Improvelayout generation speedVSAvoidcell layout quality
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The optimization engine implements feedback by continuously evaluating the generated cell layout against predefined optimization objectives and constraints. The system assesses placement quality, routing efficiency, and compliance with design rules, then iteratively adjusts the layout to improve manufacturing precision while maintaining high productivity through automated feedback-driven optimization

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system applies parameter changes by adjusting placement parameters and routing parameters based on optimization objectives. The optimization engine modifies these parameters iteratively to achieve high-quality cell layouts that satisfy multiple constraints, thereby maintaining manufacturing precision while benefiting from automated generation speed

Inventive Principle:
Principle #35Parameter changes

3Manufacturing precision

If multiple optimization objectives are considered, then the quality of cell layout improves, but the complexity of the generation process increases

Engineering Contradiction:
Improvecell layout optimization qualityVSAvoidgeneration process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The system segments the complex multi-objective optimization process into distinct functional modules: placement determination using placement criteria, routing determination using routing criteria, and optimization engine evaluation. Each module handles specific aspects of the optimization, managing complexity by dividing the overall process while maintaining high optimization quality through coordinated module interaction

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20250335687A1Cell layout generation device for integrated circuit design, system and method using the same
Publication Date: 2025.10.30 AXION CO LTD
  • US20250335687A1 patent drawing
  • US20250335687A1 patent drawing
  • US20250335687A1 patent drawing

AI summary

The present disclosure relates to a cell layout generation device for integrated circuit design and a method using the same, and more particularly, to a cell layout generation device for integrated circuit design and a method using the same, the cell layout generation device including a cell layout generator configured to determine a placement corresponding to at least one transistor according to a predefined criterion based on data input to generate a cell layout, and generate the cell layout by determining a routing corresponding to the placement.