Bandwidth Scaling Transmitter for Interconnect Mismatch
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern processing units with variable clock rates often experience a bandwidth mismatch with conventional high-speed interconnects, leading to inefficiencies as the interconnect may deliver more bandwidth than the processing unit can handle, requiring complex buffering solutions to prevent overrun.
Innovation Solution
A method involving a transmitter that scales the bandwidth of data blocks by inserting discardable values based on an encoding function to match the interconnect's bandwidth, allowing processing elements to communicate effectively across the interconnect without needing costly buffers or complex credit systems.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the interconnect operates at a fixed high clock rate, then the interconnect bandwidth is maximized, but the processing element cannot receive data fast enough causing buffer overrun
Solution Approach 1:
The transmitter operates periodically at the interconnect's fixed clock rate, inserting discardable values in a periodic pattern that allows the receiver to extract valid data at its slower variable clock rate without buffer overrun
Solution Approach 2:
Discardable values act as an intermediary mechanism between the high-speed interconnect and the variable-speed processing element, absorbing the bandwidth mismatch without requiring complex buffering or credit systems
2Reliability
If the processing element buffers all incoming data to match clock rates, then data loss is prevented, but the buffer size and system complexity increase significantly
Solution Approach 1:
Discardable values are inexpensive, temporary data elements that are inserted into the data stream and then discarded by the receiver after serving their purpose of matching bandwidth, avoiding the need for complex long-term buffering
Solution Approach 2:
The transmitter changes the parameter of data density by inserting discardable values, transforming the data stream from a dense format to a expanded format that can be processed at variable clock rates without complex buffering
Data Source
AI summary
A transmitter is configured to scale up a low bandwidth delivered by a first processing element to match a higher bandwidth associated with an interconnect. A receiver is configured to scale down the high bandwidth delivered by the interconnect to match the lower bandwidth associated with a second processing element. The first processing element and the second processing element may thus communicate with one another across the interconnect via the transmitter and the receiver, respectively, despite the bandwidth mismatch between those processing elements and the interconnect.