Bifurcated Slave Latch Circuitry for Lower C2Q Delay
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing flip-flop designs face challenges in reducing circuit delay, particularly in the slave latch, due to the presence of a storage feedback loop that adds parasitic delay, making it difficult to improve overall performance and integration schemes.
Innovation Solution
The design separates the storage feedback loop into a parallel path distinct from the active drive path, using a multiplexer to combine both paths and includes clock restructuring to minimize parasitic load, resulting in a split of the slave latch into bifurcated paths.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a storage feedback loop is used in the slave latch, then the latch can maintain its storage function, but parasitic delay is added to the overall delay
Solution Approach 1:
The slave latch is segmented into two separate paths: a storage path that maintains the feedback loop for reliability, and a drive path that provides a direct route to the output. This segmentation allows the storage function to be preserved while eliminating the parasitic delay from the critical output path.
Solution Approach 2:
A multiplexer is introduced as an intermediary component that selectively connects either the storage path or the drive path to the output based on the clock phase. This intermediary enables the system to switch between maintaining storage integrity and minimizing output delay without compromising either function.
2Speed
If the storage feedback loop is removed to reduce parasitic delay, then circuit speed improves, but the latch cannot easily maintain its storage function
Solution Approach 1:
The latch circuit is divided into functional segments where the storage feedback loop operates independently from the output drive path. This allows the drive path to be optimized for speed while the storage path maintains reliability through its feedback mechanism.
Solution Approach 2:
The circuit dynamically switches between storage-oriented operation and speed-oriented operation based on the clock phase. During one phase, the storage path is active; during the other phase, the drive path is active, allowing the system to adapt its behavior to meet different functional requirements.
3Productivity
If the slave latch is optimized for reduced delay, then flip-flop performance improves, but integration schemes become more difficult
Solution Approach 1:
The multiplexer serves multiple functions: it acts as a switch between paths, provides clock distribution, and enables both storage and drive operations. This multi-functionality reduces the need for additional dedicated components, simplifying integration despite the enhanced performance capabilities.
Solution Approach 2:
The storage path and drive path are merged at the output through the multiplexer, allowing both paths to share common output infrastructure. This merging reduces duplication of components and simplifies the overall integration scheme while maintaining the performance benefits of having separate optimized paths.
Data Source
AI summary
According to one implementation, a circuit includes a latch comprising: drive path circuitry configured to transmit an output signal; and storage loop circuitry configured to retain the output signal. In one implementation, a circuit includes clock restructuring circuitry configured to generate respective first, second, and third clock inverter signals; a first latch configured to transmit a drive path signal; a second latch configured to transmit a storage loop signal; and a multiplexer, where: one or more transistor devices of the first and the second latches are activated by the second or the third inverter signals; the multiplexer is configured to select between the drive path signal and the storage loop signal based on a selector signal; and the selector signal is either a clock signal or the first clock inverter signal.