Bit Line Sense Amplifier Offset Compensation Under PVT Variation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Volatile memory devices like DRAMs suffer from widened sensing characteristic distribution due to process, voltage, and temperature variations, leading to gain changes in bit line sense amplifiers, which deteriorate timing performance.
Innovation Solution
A hybrid offset compensation method combining negative feedback and diode offset compensation techniques is employed to enhance the sensing accuracy of bit line sense amplifiers by adjusting the offset compensation ratios of N-type and P-type transistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional sense amplifiers are used without offset compensation, then device complexity is low, but sensing accuracy deteriorates due to PVT variations
Solution Approach 1:
The sense amplifier is divided into two independent amplification paths: an N-type sense amplifier path and a P-type sense amplifier path. Each path processes the differential bit line signals independently, allowing separate optimization and offset compensation for each type, thereby improving overall sensing accuracy without excessively increasing complexity
Solution Approach 2:
Different internal voltages are applied to the N-type and P-type sense amplifiers to compensate for process, voltage, and temperature variations. By dynamically adjusting the voltage parameters supplied to each amplifier type, the sensing accuracy is maintained across varying operating conditions
2Measurement precision
If N-type and P-type sense amplifiers operate with equal weighting, then circuit design is simple, but sensing accuracy deteriorates due to unequal transistor characteristics
Solution Approach 1:
The N-type and P-type sense amplifiers are provided with different internal voltages tailored to their specific transistor characteristics. The N-type amplifier receives a first internal voltage while the P-type amplifier receives a second internal voltage, optimizing each path's performance for its specific device properties rather than using a uniform approach
Solution Approach 2:
The circuit employs feedback mechanisms where the output of each sense amplifier path is monitored and used to adjust the operation of the respective amplifier. This feedback allows the system to compensate for characteristic mismatches between N-type and P-type transistors, improving sensing accuracy
3Reliability
If offset compensation is not performed, then operation speed is fast, but timing performance deteriorates due to widened sensing characteristic distribution
Solution Approach 1:
Offset compensation is performed in advance during a dedicated compensation phase before the actual sensing operation begins. By pre-adjusting the internal voltages of the N-type and P-type sense amplifiers to account for PVT variations, the system eliminates the need for time-consuming offset correction during critical sensing operations, thereby improving timing performance
Data Source
AI summary
A method of operating a bit line sense amplifier may include performing a normal precharge operation by charging a bit line, a complementary bit line, a sensing bit line, and a complementary sensing bit line to a precharge voltage, and then performing a first offset compensation operation by connecting the bit line to the sensing bit line, connecting the complementary bit line to the complementary sensing bit line, applying a first internal voltage greater than the precharge voltage to a P-type sense amplifier, and applying a second internal voltage less than the precharge voltage to an N-type sense amplifier. A second offset compensation operation is performed by applying the precharge voltage to the P-type sense amplifier concurrently with applying the second internal voltage to the N-type sense amplifier. A bit line offset detection operation is performed by separating the bit line from the sensing bit line, separating the complementary bit line from the complementary sensing bit line, connecting the sensing bit line to the complementary sensing bit line, and applying the precharge voltage to the N-type sense amplifier.