BMC I2C Multiplexor for Test Access and Fault Injection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing complexity of information handling systems, particularly in managing multiple I2C interfaces, makes it difficult to test, analyze, and debug interactions effectively due to limited space for adding test headers on printed circuit boards.

Innovation Solution

A baseboard management controller (BMC) with multiple device I2C interfaces and a multiplexor/driver circuit that provides a single-point test access through a BMC with I2C bus exerciser, analyzer, and fault injection functions, allowing for high-impedance, open-drain, and FET switch modes, enabling selective connection and monitoring or injection of signals on I2C buses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple I2C interfaces are added to manage complex interactions, then the ability to handle I2C communications is improved, but the difficulty of testing and debugging increases due to limited space for test headers

Engineering Contradiction:
ImproveI2C interface management capabilityVSAvoidTesting and debugging difficulty
Core Design Contradiction:
Adaptability or versatilityVSDifficulty of detecting and measuring

Solution Approach 1:

The patent combines multiple I2C bus testing capabilities into a single consolidated test access point. The multiplexor/driver circuit allows one external interface to selectively connect to multiple internal I2C buses, merging what would traditionally require multiple separate test headers into a single unified access point, thereby resolving the space constraint while maintaining comprehensive testing capability

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single external test interface is designed with universal functionality to support multiple I2C buses through the multiplexor/driver circuit. This multi-functional design allows the same physical interface to serve multiple testing purposes across different I2C segments, eliminating the need for dedicated test headers for each bus while preserving full testing and debugging capabilities

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Ease of operation

If test headers are added for each I2C bus, then testing capability is improved, but the use of PCB space increases

Engineering Contradiction:
ImproveTesting capabilityVSAvoidPCB space usage
Core Design Contradiction:
Ease of operationVSArea of stationary object

Solution Approach 1:

Multiple I2C bus test access points are merged into a single external interface. The multiplexor/driver circuit enables one physical test header to provide access to multiple I2C buses by dynamically switching connections, thereby consolidating what would require multiple separate headers into a single space-efficient solution

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system employs dynamic switching through the multiplexor/driver circuit to change the connection state between the external test interface and internal I2C buses. This dynamic reconfiguration allows a single static physical interface to provide access to multiple buses at different times, eliminating the need for multiple permanent test headers on the PCB

Inventive Principle:
Principle #15Dynamics

3Area of stationary object

If a single test access point is used, then PCB space is saved, but the ability to selectively access multiple I2C buses becomes more complex

Engineering Contradiction:
ImprovePCB spaceVSAvoidAccess control complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The multiplexor/driver circuit serves as an intermediary between the single external test interface and multiple internal I2C buses. This intermediary component manages the complexity of selective access by providing automated switching and mode selection, thereby simplifying the user interface while handling the routing complexity internally

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The multiplexor/driver circuit performs automatic routing and mode selection based on control signals, eliminating the need for manual configuration or complex external control logic. The system self-manages the switching between different I2C buses and operating modes (high-impedance, open-drain, FET switch) through integrated control mechanisms

Inventive Principle:
Principle #25Self-service

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Facilitates efficient testing, analysis, and debugging of I2C interfaces and devices by providing targeted access and fault injection capabilities, improving the ability to handle complex I2C interactions and management activities within limited physical space.

Implementation Method 1

Each device buffer/switch circuit may be connected to a respective device I2C bus, and may be configured to selectably connect to the respective I2C bus in a high-impedance mode, an open-drain mode, and a FET switch mode

Methodology Applied
Scientific EffectHigh-impedance mode: Electrical Resistance

Implementation Method 2

Each device buffer/switch circuit may be connected to a respective device I2C bus, and may be configured to selectably connect to the respective I2C bus in a high-impedance mode, an open-drain mode, and a FET switch mode

Methodology Applied
Scientific EffectOpen-drain mode: Electrical Resistance

Implementation Method 3

Each device buffer/switch circuit may be connected to a respective device I2C bus, and may be configured to selectably connect to the respective I2C bus in a high-impedance mode, an open-drain mode, and a FET switch mode

Methodology Applied
Scientific EffectFET switch mode: Conduction (electrical)

Implementation Method 4

The multiplexor/driver circuit may be coupled to each device I2C bus via the respective buffer/switch circuit, and may be configured to selectively couple one of the device I2C busses to the multiplexor I2C bus

Methodology Applied
Scientific EffectMultiplexing:

Data Source

PatentUS10579572B2Apparatus and method to provide a multi-segment I2C bus exerciser/analyzer/fault injector and debug port system
Publication Date: 2020.03.03 DELL PROD LP
  • US10579572B2 patent drawing
  • US10579572B2 patent drawing
  • US10579572B2 patent drawing

AI summary

A baseboard management controller (BMC) includes a plurality of device I2C interfaces. Each device I2C interfaces provides a device I2C bus that is ported externally to the BMC. The BMC further includes a plurality of device buffer/switch circuits. Each device buffer/switch circuit is connected to a respective device I2C bus, and is configured to selectably connect to the respective I2C bus in a high-impedance mode, an open-drain mode, and a FET switch mode. The BMC further includes a multiplexor/driver circuit that has a multiplexor I2C interface that provides a multiplexor I2C bus that is ported externally to the BMC. The multiplexor/driver circuit is coupled to each device I2C bus via the respective buffer/switch circuit, and is configured to selectively couple one of the device I2C busses to the multiplexor I2C bus, and to select one of the high-impedance mode, the open-drain mode, or the FET switch mode for the selected buffer/switch circuit.