Bottom-Node Leaker Circuit for Memory Cell Charge Disturb Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices face issues with charge buildup at cell bottom nodes due to factors like plate glitch and access transistor leakage, leading to data state disturbances in ferroelectric RAM and other electronic devices, which existing technologies fail to adequately address.

Innovation Solution

A bottom-node leaker device is introduced, electrically coupled to cell bottom nodes to drain excess charge and optionally to a substrate, preventing potential buildup and reducing disturbances between memory cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory devices are reduced in size to achieve higher density, then storage capacity increases, but charge buildup at cell bottom nodes becomes more problematic leading to data state disturbances

Engineering Contradiction:
Improvestorage capacityVSAvoiddata state stability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

A leaker device is introduced as an intermediary component electrically coupled between the cell bottom node and ground. This leaker device selectively removes excess charge from the bottom node without interfering with normal memory operations, thereby preventing charge buildup that causes data state disturbances while maintaining high-density storage capability

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The leaker device modifies the electrical parameters at the cell bottom node by dynamically adjusting charge levels. By controlling the leakage current through the leaker device, the system maintains optimal voltage and charge parameters at the bottom node, preventing disturbances to stored data states even in high-density configurations

Inventive Principle:
Principle #35Parameter changes

2Reliability

If existing technologies are used to address charge buildup, then data state disturbances may be reduced, but device complexity increases and existing solutions fail to adequately prevent disturbances

Engineering Contradiction:
Improvedata state stabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The leaker device operates autonomously to self-correct charge buildup issues without requiring external control or complex management circuitry. The device automatically leaks excess charge from the bottom node based on its inherent electrical characteristics, providing a simple, self-service solution that maintains data stability without adding significant complexity to the memory device

Inventive Principle:
Principle #25Self-service

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The bottom-node leaker effectively reduces charge accumulation, maintaining data integrity and reliability by preventing disturbances in memory cells during access cycles, while maintaining high-speed access and low power consumption.

Implementation Method 1

A bottom-node leaker device is introduced, electrically coupled to cell bottom nodes to drain excess charge

Methodology Applied
Scientific EffectElectrical conduction: Conduction (electrical)

Data Source

PatentUS11937433B2Cell disturb prevention using a leaker device to reduce excess charge from an electronic device
Publication Date: 2024.03.19 MICRON TECHNOLOGY INC
  • US11937433B2 patent drawing
  • US11937433B2 patent drawing
  • US11937433B2 patent drawing

AI summary

An example of an apparatus includes a plurality of memory cells. At least a portion of the memory cells have a bottom electrode with each bottom electrode being at least partially electrically isolated from remaining ones of the bottom electrodes. At least one resistive interconnect electrically couples two or more of the bottom electrodes. The resistive interconnect is arranged to discharge at least a portion of excess charge from the two or more bottom electrodes. Additional apparatuses and methods of forming the apparatuses are disclosed.