Buffer Die Contention Circuit for Memory Package Command Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing semiconductor memory devices face reliability and compatibility issues due to the use of external buffers and logic modules that are manufactured separately from the memory devices, leading to inefficiencies and potential contention between housekeeping operations and commands from the controller.
Innovation Solution
Incorporating a buffer die within the memory package that includes a contention circuit and command/data queue to manage conflicts between housekeeping operations and controller commands, allowing memory devices to perform additional housekeeping activities while maintaining deterministic interactions with the controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If external buffers and logic modules are used separately from memory devices, then manufacturing flexibility is improved, but reliability and compatibility issues worsen due to quality control and compatibility problems
Solution Approach 1:
The patent integrates the buffer die and logic modules directly into the memory package, combining previously separate components (memory devices, buffers, and logic) into a unified package structure. This integration eliminates the quality control and compatibility issues that arose from manufacturing separate components by different entities, while maintaining manufacturing flexibility through the modular package design.
2Ease of operation
If module logic and buffers are placed between controller and memory devices, then coordination is improved, but middleman inefficiencies and additional failure points worsen
Solution Approach 1:
The patent consolidates the buffer die and logic modules within the same package as the memory devices, reducing the number of separate components and interconnections. This merging eliminates middleman inefficiencies and reduces failure points while preserving the coordination functionality through integrated design.
3Reliability
If memory devices perform housekeeping operations, then data integrity is improved, but command timing from controller worsens due to potential contention
Solution Approach 1:
The patent introduces a contention circuit as an intermediary component that mediates between housekeeping operations and controller commands. This circuit detects contentions and manages the arbitration process, allowing memory devices to perform necessary housekeeping while maintaining deterministic command timing by resolving conflicts before they affect the controller.
4Loss of time
If buffer die with contention circuit is integrated in memory package, then command timing is improved, but device complexity increases
Solution Approach 1:
The patent integrates the buffer die containing the contention circuit directly within the memory package, combining multiple functions (buffering, contention detection, and command management) into a unified structure. This integration improves command timing and reduces latency while managing complexity through consolidated design rather than separate components.
Data Source
AI summary
A memory package may include multiple memory devices and a buffer die in some examples. The buffer die may include a contention circuit that detects conflicts/contentions between commands from a controller and housekeeping operations of the memory. In some examples, the contention circuit may request the controller resend the command in the event of a contention. In some examples, the buffer die may further include a queue to store commands and/or data. The queue may store the commands/data and/or responses from the memory devices for a set period of time and/or until the contention circuit determines the contention no longer exists.