Buffer Layer Adhesion and Diffusion Barrier for TFT Gate Lines

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In thin film transistor liquid crystal displays (TFT-LCDs), the use of low resistance metals like Cu leads to poor adhesion with the glass substrate and diffusion into the gate-insulating film, causing quality degradation and deformation issues, especially during plasma deposition processes.

Innovation Solution

The implementation of buffer layers such as TaSix, TaSixNy, TiSix, TiSixNy, WSix, WSixNy, or WCxNy between the substrate and gate, or between the semiconductor layer and source/drain, serves as both an adhesion layer and diffusion barrier, enhancing metal adhesion and reducing diffusion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If Cu is used for gate lines, then electrical conductivity is improved, but adhesion with substrate deteriorates causing peeling

Engineering Contradiction:
Improveelectrical conductivityVSAvoidadhesion strength
Core Design Contradiction:
ReliabilityVSStrength

Solution Approach 1:

The buffer layer acts as an intermediary between the Cu gate and the glass substrate, providing a bonding interface that ensures strong adhesion. The buffer layer materials (TaSix, TaSixNy, TiSix, TiSixNy, WSix, WSixNy, or WCxNy) have been selected for their excellent adhesion properties to both Cu and glass substrates, thereby preventing peeling while maintaining the electrical conductivity benefits of Cu.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If Cu is used for gate lines, then resistance is reduced, but diffusion into gate-insulating film increases affecting TFT quality

Engineering Contradiction:
Improveelectrical resistanceVSAvoidmetal diffusion
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The buffer layer serves as a diffusion barrier that prevents Cu atoms from migrating into the gate-insulating film. By placing this intermediary layer between the Cu gate and the insulating film, the diffusion pathway is blocked, eliminating the harmful diffusion effect while preserving the low resistance advantage of Cu gate lines.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The invention changes the material parameter of the interface between Cu and the gate-insulating film by introducing the buffer layer. This parameter change (from direct Cu-insulating film contact to Cu-buffer layer-insulating film structure) fundamentally alters the diffusion behavior, preventing Cu diffusion into the insulating film while maintaining electrical performance.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution improves the adhesion between the substrate and gate, reduces metal diffusion, and maintains the quality of TFT devices, even in larger panel sizes, by using specific buffer layers to stabilize the metal layers and prevent degradation during deposition processes.

Implementation Method 1

The first buffer layer, serving as an adhesion layer and/or a diffusion barrier layer

Methodology Applied
Scientific EffectAdhesion: Adhesive

Implementation Method 2

The first buffer layer, serving as an adhesion layer and/or a diffusion barrier layer

Methodology Applied
Scientific EffectDiffusion barrier: Diffusion Barrier

Data Source

PatentUS7786514B2Switching device for a pixel electrode
Publication Date: 2010.08.31 AU OPTRONICS CORP
  • US7786514B2 patent drawing
  • US7786514B2 patent drawing
  • US7786514B2 patent drawing

AI summary

The invention discloses a switching device for a pixel electrode of display device. The switching device comprises a gate formed on a substrate; a gate-insulating layer formed on the gate; a first buffer layer formed between the substrate and the gate and/or between the gate and the gate-insulating layer, wherein the first buffer layer comprises TaSix, TaSixNy, TiSix, TiSixNy, WSix, WSixNy, or WCxNy; a semiconductor layer formed on a portion of the gate-insulating layer; and a source and a drain formed on a portion of the semiconductor layer.