Buffered Memory Device Signal Integrity Multi-Drop Bus
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional multi-drop bus memory systems face signal integrity issues as memory devices operate faster, limiting the number of memory modules that can be used simultaneously, forcing a tradeoff between memory speed and capacity.
Innovation Solution
A memory module with a DRAM device configured to generate a unique low DQS state and a buffer with directional drivers that detect this state to switch driving directions, allowing for efficient data transfer during READ operations without interfering with WRITE operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If memory devices operate at increased speeds, then memory performance is improved, but signal integrity problems become more prevalent
Solution Approach 1:
A buffer is introduced as an intermediary component between the DRAM device and the multi-drop bus. The buffer includes directional drivers that can detect the DQS state and switch driving directions accordingly, acting as a mediator that isolates the high-speed memory device from the shared bus environment, thereby maintaining signal integrity at increased operating speeds
Solution Approach 2:
The buffer employs directional drivers that dynamically change their driving direction based on the detected DQS state. When a READ operation is detected (low DQS state), the buffer switches to driving toward the bus; when a WRITE operation is detected (high DQS state), the buffer switches to driving toward the memory device. This dynamic adaptation allows the system to maintain proper signal directionality and integrity during high-speed operations
2Quantity of substance
If more memory devices are placed on the multi-drop bus, then memory capacity is increased, but signal integrity problems become more prevalent
Solution Approach 1:
The buffer serves as an intermediary that isolates each high-speed memory device from the shared multi-drop bus. By placing buffers between each memory device and the bus, the system can accommodate more memory devices without signal integrity degradation, as each device's signals are properly conditioned and directed through the buffer before entering the shared bus environment
3Speed
If faster memory devices are used, then memory performance is improved, but the number of memory modules that can be used is limited
Solution Approach 1:
The buffer acts as a mediator that enables faster memory devices to coexist on the same multi-drop bus with conventional devices. By properly managing signal directionality and isolation, the buffer allows high-speed memory modules to be added to existing systems without requiring changes to the bus architecture or other memory modules, thereby increasing the total number of usable memory modules
Data Source
AI summary
A memory module having a DRAM device configured to generate a low DQS state on a DQS line, and a buffer coupled to the DRAM device, the buffer having a plurality of drivers, wherein the buffer is configured to detect the low DQS state by comparing the low DQS state to a low voltage level of one of the plurality of drivers.