Capacitive Voltage-Divider Memory for Content-Addressable Search
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing address-addressable memories, such as SRAM and DRAM, limit computing efficiency in advanced intelligent systems due to their inability to locate memory addresses by content, and CMOS-based CAMs are costly with high operational speed but low density.
Innovation Solution
A memory device utilizing voltage divider circuitry with variable resistance and impedance memory elements, such as RRAM, to perform content addressable read operations, reducing resistive paths and enabling efficient data storage and retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If CMOS-based CAM is used to achieve high operational speed and searching function, then speed is improved, but manufacturing cost increases due to low density
Solution Approach 1:
The patent transitions from CMOS technology to RRAM technology, fundamentally changing the physical parameter of memory element resistance characteristics. RRAM elements can be switched between high and low resistance states, enabling content-addressable memory functionality with higher density and lower cost while maintaining operational speed through the inherent fast switching properties of resistive memory
Solution Approach 2:
The patent replaces the CMOS transistor-based logic system with a resistive memory-based system. Instead of using CMOS transistors to implement CAM logic, the invention uses the resistance states of RRAM elements directly to encode and compare data, substituting the mechanical/electronic transistor switching mechanism with a simpler resistive state mechanism that achieves both speed and cost efficiency
2Use of energy by moving object
If voltage divider circuitry is used to manage resistance states, then power consumption is reduced, but circuit complexity increases
Solution Approach 1:
The voltage divider circuitry in the patent operates passively to read memory states without requiring active switching or complex control logic. The circuit uses the inherent resistance values of the RRAM elements to automatically generate readable voltage levels, allowing the memory cell to serve its own readout function without external intervention or complex control circuits
Solution Approach 2:
The voltage divider circuit acts as an intermediary between the high-impedance RRAM memory elements and the low-impedance read circuitry. It transforms the resistance states of the memory elements into voltage levels that can be easily sensed and processed, bridging the impedance gap without requiring complex direct interfacing circuits
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution provides high throughput and low power consumption with improved reliability and cost-effectiveness for content addressable memory designs by using capacitive voltage dividers to manage resistance and impedance states.
Implementation Method 1
voltage divider circuitry configured to divide a voltage in dependence on the resistance and/or impedance state of the at least one memory element
Implementation Method 2
The at least one memory element may be capacitive. The at least one memory element may be connected to one or more further capacitive elements such that the voltage divider circuitry comprises a capacitor divider arrangement
Implementation Method 3
the at least one memory element is operable or selected to be in a resistance and/or impedance state representative of at least part of the data
Implementation Method 4
one or more impedance states may comprise a combination of at least resistance and/or reactance
Data Source
AI summary
A memory device for storing data comprising: voltage divider circuitry comprising at least one memory element, wherein the at least one memory element is operable or selected to be in a resistance and/or impedance state representative of at least part of the data, wherein the voltage divider circuitry is configured to divide a voltage in dependence on the resistance and/or impedance state of the at least one memory element as part of a data read and/or a data write operation, wherein the at least one memory element is capacitive and is connected to one or more further capacitive elements such that the voltage divider circuitry comprises a capacitor divider arrangement.