Circuit Model Equivalence Checking via Cached Test Results

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Model checking of complex circuit designs is time-consuming and requires repetitive verification, slowing down the circuit design process due to the need for exhaustive testing of all possible input combinations and circuit states.

Innovation Solution

A method utilizing a centralized persistent database to cache results of prior model checking runs, allowing for functional equivalence checks between new and existing circuit models, thereby providing pre-existing test results to avoid duplicative full model checks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If exhaustive model checking is performed on each circuit design iteration, then verification completeness is improved, but design productivity deteriorates due to repeated time-consuming checks

Engineering Contradiction:
Improveverification completenessVSAvoiddesign iteration speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs model checking in advance and stores results in a database before design iterations occur. When a new design iteration is submitted, the system first checks if equivalent designs have been previously verified, thereby performing the verification action preliminarily and avoiding redundant exhaustive checking during iteration cycles.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system creates and stores copies of verified circuit designs and their test results in a database. When a new design iteration is submitted, the system searches for and copies existing verification results from functionally equivalent designs, eliminating the need to perform exhaustive model checking again while maintaining verification completeness.

Inventive Principle:
Principle #26Copying

2Measurement precision

If full model checking is performed repeatedly on similar circuit designs, then verification accuracy is maintained, but time consumption increases significantly

Engineering Contradiction:
Improveverification accuracyVSAvoidmodel checking duration
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The system implements a feedback mechanism where verification results from previous designs are stored and fed back into the system. When a new design iteration is submitted, the system queries the database for equivalent designs and retrieves their verification results, providing feedback that avoids redundant time-consuming exhaustive checking while maintaining verification accuracy through equivalence validation.

Inventive Principle:
Principle #23Feedback

3Reliability

If exhaustive testing of all input combinations is performed, then test coverage is improved, but computational resources are wasted on duplicative checks

Engineering Contradiction:
Improvetest coverageVSAvoidcomputational resource utilization
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The system stores copies of exhaustive test results and verified designs in a database. When a new design iteration is submitted, the system searches for functionally equivalent designs and copies their test results, thereby maintaining complete test coverage without performing duplicative exhaustive testing and reducing computational resource consumption.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS9430595B2Managing model checks of sequential designs
Publication Date: 2016.08.30 SYNOPSYS INC
  • US9430595B2 patent drawing
  • US9430595B2 patent drawing
  • US9430595B2 patent drawing

AI summary

A method, system or computer usable program product for model checking a first circuit model including determining whether the first circuit model is functionally equivalent to one of a set of prior circuit models stored in persistent memory, and in response to determining functional equivalence, utilizing a processor to provide test results for the functionally equivalent prior circuit model.