Clean DQS Signal Generation for DDR2 Memory Interfaces
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory architectures, such as DDR2, face challenges in synchronizing data transfers between DRAM and memory controllers due to unnecessary DQS signal transitions during preamble and post-amble periods, which can lead to inefficient data transfer rates and potential errors.
Innovation Solution
A method and system for generating a clean DQS signal that only tracks edge transitions corresponding with DQ data transfer, using a digital circuit to filter out transitions during preamble and post-amble periods, ensuring synchronization only during valid data transfer bursts.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If DQS signal includes preamble and post-amble periods for synchronization, then data transfer reliability is improved, but unnecessary DQS transitions occur that reduce data transfer efficiency
Solution Approach 1:
The DQS signal is segmented into distinct functional portions: preamble period (for synchronization), data transfer period (containing valid edge transitions), and post-amble period. The circuit selectively processes only the data transfer period portion, filtering out transitions from preamble and post-amble. This segmentation allows reliable synchronization while eliminating unnecessary transitions that would reduce effective data transfer rate.
Solution Approach 2:
The circuit extracts and isolates only the relevant edge transitions from the DQS signal that correspond to actual data transfer bursts. By using detection circuits that identify the start and end of valid data transfer periods, the system extracts only the useful synchronization edges while discarding transitions during preamble and post-amble periods, thereby improving data transfer efficiency without sacrificing reliability.
2Productivity
If DQS frequency is increased to achieve higher data transfer rates, then productivity is improved, but signal integrity and synchronization accuracy deteriorate
Solution Approach 1:
The system utilizes the periodic nature of DDR2 double-data-rate operation, where data transfers occur on both rising and falling edges of the DQS signal. By detecting and counting these periodic edge transitions during valid data transfer bursts, the circuit achieves high-speed synchronization while maintaining accuracy, as the periodic structure provides natural reference points for timing recovery without requiring excessive signal frequency.
Solution Approach 2:
The circuit employs feedback mechanisms where detected DQS edge transitions are used to generate control signals that regulate the data transfer timing. The counter and detection circuits provide feedback about the actual signal conditions, allowing the system to adjust and maintain synchronization accuracy even at high data transfer rates, preventing the deterioration of timing precision that would otherwise occur with increased frequency.
Data Source
AI summary
A method and circuit for generating a signal to synchronize DQ data transfer in memory interface design is presented. The presented method includes receiving a strobe signal having a preamble period before and post-amble period after data transfer burst synchronization signal edge transitions, determining a timing location of the strobe signal preamble period, determining a timing location of the strobe signal post-amble period, and generating a clean strobe signal that tracks the data transfer burst synchronization edge transitions of the strobe signal after the strobe signal preamble begins and before the strobe signal post-amble ends based on the respective determined timing locations of the strobe signal preamble and post-amble periods. In this manner, DQ data transfer may be synchronized according to the burst synchronization signal edge transitions and errors caused by strobe signal level jitter during the preamble and post-amble periods are reduced.