Clock Divider Latch Switching for 50% Duty at Odd Division

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Clock divider circuits in semiconductor devices face challenges in maintaining a 50% duty ratio for output clock signals when the division number is odd, as existing designs often fail to achieve this due to the cyclic coupling of latch circuits and clock switch configurations.

Innovation Solution

The clock divider circuit employs a configuration where latch circuits are cyclically coupled and latch clock signals are interchanged in the second group of latch circuits when the division number is odd, ensuring that the duty ratio of the divided clock signal remains at 50% by adjusting the trigger signals and clock switch operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If latch circuits are cyclically coupled with standard clock switch configuration, then the circuit structure is simple, but the duty ratio cannot be maintained at 50% when division number is odd

Engineering Contradiction:
Improveduty ratioVSAvoidcircuit configuration
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent applies dynamics by making the clock switch configuration adaptable based on the division number. When the division number is odd, the clock switches are configured to interchange latch clock signals between second-group latch circuits, whereas when even, standard configuration is used. This dynamic reconfiguration enables 50% duty ratio maintenance for odd division numbers without requiring a completely different circuit architecture.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the operational parameters of the clock switches based on the division number. By detecting whether the division number is odd or even, the system adjusts the clock signal routing parameters accordingly. For odd division, the clock switches interchange signals between specific latch circuits (second group), while for even division, standard routing is applied, thus optimizing duty ratio performance for each case.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If latch clock signals are interchanged in second group latch circuits, then duty ratio is maintained at 50% for odd division numbers, but clock switch operation complexity increases

Engineering Contradiction:
Improveduty ratioVSAvoidclock switch operation
Core Design Contradiction:
Manufacturing precisionVSEase of operation

Solution Approach 1:

The patent segments the latch circuits into different groups, with second-group latch circuits specifically designated for signal interchange when division number is odd. This segmentation isolates the complex operation to specific circuit elements rather than requiring complex control across the entire circuit, making the operation more manageable and localized.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent uses identical latch circuit designs throughout the cyclically coupled structure, with the understanding that certain copies (second-group latch circuits) will have interchanged clock signals under specific conditions. This copying approach simplifies design and verification while allowing conditional differentiation in operation.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS11749324B2Variable clock divider
Publication Date: 2023.09.05 MICRON TECHNOLOGY INC
  • US11749324B2 patent drawing
  • US11749324B2 patent drawing
  • US11749324B2 patent drawing

AI summary

Disclosed herein is an apparatus that includes a first group including a plurality of first latch circuits coupled in series and a second group including a plurality of second latch circuits coupled in series. Each of the first latch circuits performs a latch operation in synchronization with a rise trigger signal. Each of the second latch circuits performs a latch operation in synchronization with a fall trigger signal. The rise and fall trigger signals are alternately activated every even clock cycles or every odd clock cycles. In response to a division ratio, first one or more of the first and second latch circuits are bypassed and second one or more of the first and second latch circuits are cyclically coupled.