Clock Divider Phase Compensation for Temperature-Stable Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional clock generating circuits face issues with synchronization between clocks due to temperature variations, affecting signal processing devices like AD converters.
Innovation Solution
A signal processing circuit configuration that includes a clock generating circuit, a divider circuit, and an amplifier with a phase variation property opposite to the divider circuit, ensuring the phase variation amount of the second clock remains constant despite temperature changes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a clock generating circuit generates a first clock and a second clock with different frequencies, then the signal processing device can perform signal processing with multiple clock frequencies, but temperature variations cause phase variation in the divider circuit that disrupts synchronization between the first clock and the second clock
Solution Approach 1:
The amplifier is configured to have a phase variation property opposite to that of the divider circuit. This preliminary anti-action compensates for the phase variation caused by temperature changes in the divider circuit, thereby maintaining synchronization between the first clock and the second clock despite temperature variations.
2Measurement precision
If the divider circuit divides the first clock to generate the second clock, then the second clock frequency can be precisely controlled, but the phase variation amount of the second clock changes with temperature variations
Solution Approach 1:
The amplifier's phase variation property is specifically designed to change with temperature in a direction opposite to the divider circuit's phase variation. By adjusting the amplifier's parameters (phase variation characteristic) to counteract the divider circuit's temperature-dependent phase changes, the overall phase variation of the second clock is compensated.
3Device complexity
If no compensation mechanism is added, then the device complexity remains low, but the synchronization condition between clocks cannot be maintained under temperature variations
Solution Approach 1:
The amplifier serves as an intermediary component between the clock generating circuit and the divider circuit. By positioning the amplifier in this intermediate location and configuring it with an opposite phase variation property, it mediates the temperature-induced phase variations to maintain clock synchronization without requiring complex compensation mechanisms.
Data Source
AI summary
A signal processing circuit includes a clock generating circuit, a divider circuit, a converter, and an amplifier. The clock generating circuit outputs a first clock. The divider circuit divides the first clock to output a second clock having a frequency lower than a frequency of the first clock. The converter converts an input signal into a digital signal based on a first clock output from the clock generating circuit and a second clock output from the divider circuit. The amplifier, disposed between the clock generating circuit and the divider circuit, has a phase variation property opposite to a phase variation property of the divider circuit. The phase variation property of the divider circuit indicates a relationship between a phase variation amount of an output signal with respect to an input signal in the divider circuit and an ambient temperature of the divider circuit.