Network Clock Circuit Scheduling for Low-Power Upstream Transmission

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In legacy network communications, particularly in Passive Optical Networks (PON), the increasing data communication rates lead to higher power consumption in network nodes due to the need for more advanced clock management circuits, with existing solutions failing to effectively reduce power consumption while maintaining normal communication.

Innovation Solution

A method where a first node in a network receives time window information from a second node and enables its clock circuit only during assigned time windows for upstream data transmission, allowing separate control of upstream and downstream clock signals to reduce power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a clock circuit with higher frequency is used for managing device and controlling upstream and downstream data transmission, then the data communication rate increases, but the power consumption of the network node increases significantly

Engineering Contradiction:
Improvedata communication rateVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent applies periodic action by enabling the upstream clock circuit only during specific time windows when upstream data transmission is required, rather than keeping it continuously enabled. The network node receives time window information from the OLT and activates the clock circuit periodically according to these assigned time windows, reducing power consumption while maintaining high data communication rates when needed.

Inventive Principle:
Principle #19Periodic action

2Use of energy by moving object

If the clock circuit is disabled to reduce power consumption, then power consumption decreases, but normal communication of the network node cannot be maintained

Engineering Contradiction:
Improvepower consumptionVSAvoidnormal communication
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent applies dynamics by making the clock circuit state changeable between enabled and disabled states based on operational requirements. The system dynamically adjusts the clock circuit status according to time window information, enabling it during assigned time windows for upstream transmission and disabling it during other periods, thus balancing power consumption with communication reliability.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent applies preliminary action by receiving and processing time window information from the OLT in advance, before the actual upstream data transmission occurs. This allows the network node to proactively enable the clock circuit at the appropriate time, ensuring communication reliability is maintained while optimizing power consumption through timely activation rather than continuous operation.

Inventive Principle:
Principle #10Preliminary action

3Use of energy by moving object

If separate control of upstream and downstream clock signals is implemented, then power consumption is reduced, but the device complexity increases

Engineering Contradiction:
Improvepower consumptionVSAvoidclock management complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent applies segmentation by separating the control of upstream and downstream clock circuits into independent entities. The downstream clock circuit is controlled based on downstream data reception requirements, while the upstream clock circuit is controlled based on assigned time window information. This segmentation allows each clock circuit to be managed independently, reducing overall power consumption while the control logic handles the complexity through modular time window-based management.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11294335B2Method, device and computer-readable medium of managing a clock circuit
Publication Date: 2022.04.05 NOKIA SOLUTIONS & NETWORKS OY
  • US11294335B2 patent drawing
  • US11294335B2 patent drawing
  • US11294335B2 patent drawing

AI summary

Embodiments of the present disclosure provide a data buffering method, electronic device and computer-readable medium. The method includes receiving, at a first node of a network, time window information from a second node of the network, the time window information defining a time window when data is transmitted from the first node to the second node. The method further includes enabling a first clock circuit of the first node at least partly based on the time window information to provide a first clock signal for data transmission from the first node to the second node. Therefore, the power consumption at the first node can be effectively reduced.