Clock Synthesis Circuitry for SHB-Synced Display Refresh

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing PLL designs for LED driver circuits in digital signage and display applications are complex, costly, and often unsynchronized with vertical sync signals, leading to visual artifacts due to PVT variations, which result in partial refreshes and inefficiencies in clock-driven processing.

Innovation Solution

A clock synthesis circuit using a ring oscillator, divide-by-M circuitry, and counter mechanisms to generate a precise number of output clock pulses synchronized with system heartbeat pulses, incorporating clock shaping and spread spectrum techniques to reduce electromagnetic interference and align with SHB timing, thereby mitigating visual artifacts and silicon real estate usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a PLL design is used for clock generation in LED driver circuits, then clock frequency control is achieved, but the circuit complexity increases and synchronization with vertical sync signals is lost due to PVT variations

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent replaces the analog PLL mechanism with a digital counter-based clock synthesis system. Instead of using phase detectors, loop filters, and voltage-controlled oscillators, the invention uses digital counters that divide system heartbeat pulses to generate precise clock frequencies. This substitution eliminates analog component variations and achieves exact synchronization with vertical sync signals while reducing circuit complexity.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent changes the fundamental operating parameter from analog voltage control to digital pulse counting. By using integer division ratios of the system heartbeat frequency, the system achieves precise clock frequency control without the drift and synchronization issues inherent in analog PLL designs. The counter-based approach allows exact integer divisions that remain stable across PVT variations.

Inventive Principle:
Principle #35Parameter changes

2Power

If traditional PLL components are used, then frequency control is possible, but silicon real estate is excessively consumed

Engineering Contradiction:
Improveclock control capabilityVSAvoidsilicon real estate
Core Design Contradiction:
PowerVSArea of stationary object

Solution Approach 1:

The patent extracts and removes the bulky analog components (phase detector, loop filter, VCO) from the clock generation system, retaining only the essential frequency control function through digital counters. This extraction eliminates unnecessary circuitry that consumes silicon real estate while preserving the core capability of generating controlled clock frequencies for LED driver operation.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent uses a simplified digital copy of the frequency control function instead of the full analog PLL implementation. By implementing clock synthesis through counter circuits that replicate the frequency division functionality, the system achieves the same control capability with dramatically reduced silicon area, as digital counters require far fewer transistors than their analog counterparts.

Inventive Principle:
Principle #26Copying

3Stability of the object's composition

If analog loop filter components are used in PLL, then phase error filtering is achieved, but the device size and cost increase

Engineering Contradiction:
Improvephase error stabilityVSAvoidmanufacturing simplicity
Core Design Contradiction:
Stability of the object's compositionVSEase of manufacture

Solution Approach 1:

The patent substitutes the analog loop filter with a digital filtering approach implemented through counter circuits. Instead of using resistors, capacitors, and operational amplifiers to filter phase errors, the system uses digital counting and averaging techniques that inherently provide stability while being much easier to manufacture with standard digital CMOS processes. The counter-based approach eliminates analog component tolerances and drift issues.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Data Source

PatentUS11177793B2Clock synthesis circuitry and associated techniques for generating clock signals refreshing display screen content
Publication Date: 2021.11.16 PLANAR SYSTEMS INC
  • US11177793B2 patent drawing
  • US11177793B2 patent drawing
  • US11177793B2 patent drawing

AI summary

A clock synthesis circuit and method provides for precision controlling and programming a selected number of clock pulses (or simply “clocks”) fitted within time periods between two consecutive pulses of a so-called system heartbeat (SHB) timing signal. The disclosed embodiments have applicability in light emitting diode (LED) display driver integrated circuits (ICs) and, more generally, digital circuits including computer processors, microcontrollers, logic devices such as field-programmable gate arrays (FP-GA), and other logic circuitry.