Semiconductor Clock Timing Calibration Using Oscillator Codes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Jitter in clock signals due to changes in voltage and temperature can cause semiconductor devices to process data incorrectly, leading to data loss or system failure, necessitating efficient adjustment of clock signal timing to maintain data integrity and performance.

Innovation Solution

A semiconductor device with a receiving circuit, oscillator code generation circuit, and control circuit that includes a training operation during initialization to determine a clock-data time, generating oscillator codes to adjust timing based on external signals, and allows for quick timing corrections by obtaining initial and new oscillator codes to minimize repetitive training operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If training operations are performed to determine clock-data time, then timing accuracy is improved, but initialization time and system startup time increase

Engineering Contradiction:
Improvetiming accuracyVSAvoidinitialization time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs training operations during the initialization stage to determine the clock-data time in advance. By completing the timing calibration before normal operation begins, the system establishes accurate timing parameters upfront, avoiding the need for repeated training operations during subsequent data processing tasks.

Inventive Principle:
Principle #10Preliminary action

2Adaptability or versatility

If oscillator operations are performed frequently to adjust timing, then timing adaptability is improved, but processing overhead and system performance decrease

Engineering Contradiction:
Improvetiming adaptabilityVSAvoidprocessing overhead
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent implements a feedback mechanism where the controller monitors timing requirements and performs oscillator operations only when timing adjustments are actually needed. The controller can determine whether to perform oscillator operations based on current operational conditions, avoiding unnecessary processing overhead while maintaining timing adaptability when required.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20260004827A1Semiconductor device, semiconductor system, and operating method of a semiconductor system
Publication Date: 2026.01.01 SK HYNIX INC
  • US20260004827A1 patent drawing
  • US20260004827A1 patent drawing
  • US20260004827A1 patent drawing

AI summary

A semiconductor device includes a receiving circuit, an oscillator code generation circuit, and a control circuit. The receiving circuit receives a clock signal and a data signal including data, delays the clock signal by a clock delay time to generate an internal clock signal, and captures the data using the internal clock signal. The oscillator code generation circuit generates an oscillation signal having a period of N times the clock delay time, wherein N is a positive integer, and generates an oscillator code based on the oscillation signal. The control circuit controls the oscillator code generation circuit in response to at least one external signal, during an initialization stage after power-on.