CMOS Full Adder Circuit With Parallel Carry and Sum Paths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional Full Adder (FA) circuits suffer from high input capacitance, internal propagation delays, and are not optimized for critical input states, leading to degraded performance in high-speed applications.
Innovation Solution
A Full Adder (FA) circuit design utilizing a Carry Output Generation (COG) circuit with inverter gates, AND gates, and OR gates, combined with a Sum Generation (SG) circuit featuring cascaded transmission gates, optimized for fewer stages and transistors, and implemented as a Complementary Metal-Oxide-Semiconductor (CMOS) base static logic to reduce input capacitance and enhance speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional FA circuits use multiple transistors and cascaded connections to implement logic functions, then the circuit can achieve complete logic functionality, but the input capacitance increases and internal propagation delay degrades
Solution Approach 1:
The FA circuit is divided into two independent modules: COG circuit for carry output generation and SG circuit for sum generation. Each module processes specific logic functions separately, avoiding the need for cascaded connections between stages. The COG circuit generates carry output using a subset of inputs, while the SG circuit generates sum output using the same inputs, with both modules operating in parallel to reduce overall propagation delay.
Solution Approach 2:
The circuit generates inverted signals (Abar, Bbar, Cbar) in advance using inverter gates before the main logic operations. These pre-generated inverted signals are directly used in the COG and SG circuits, eliminating the need for additional inversion operations within the critical path and reducing internal propagation delay.
2Adaptability or versatility
If conventional FA circuits connect inputs to multiple transistors in cascaded manner, then the circuit can process multiple input states, but the transistor loading increases and operation speed degrades
Solution Approach 1:
The input processing is segmented into parallel paths: the COG circuit processes inputs A, B, and C to generate carry output, while the SG circuit simultaneously processes the same inputs to generate sum output. This segmentation allows the circuit to handle multiple input states without increasing transistor loading in the critical path, as each module operates independently with its own optimized transistor configuration.
3Device complexity
If conventional FA circuits use stacked transistors to implement logic gates, then the circuit can achieve compact design, but the input capacitance on relevant nets increases
Solution Approach 1:
The circuit separates the logic functions into distinct modules with dedicated transistor configurations. The COG circuit uses a specific stacked transistor arrangement for carry generation, while the SG circuit uses a different configuration for sum generation. This segmentation allows each module to optimize its transistor stacking for its specific function, minimizing the overall input capacitance on critical nets compared to a monolithic design where all logic functions share the same transistor network.
4Reliability
If conventional FA circuits use multiple stages in cascaded manner, then the circuit can achieve complete adder functionality, but the circuit performance degrades
Solution Approach 1:
The adder functionality is achieved by segmenting the circuit into two parallel modules (COG and SG) that operate simultaneously rather than through cascaded stages. The COG module generates the carry output signal, and the SG module generates the sum output signal, both from the same set of inputs. This parallel modular architecture eliminates the performance degradation associated with cascaded multi-stage designs while maintaining complete full adder functionality.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A Full Adder (FA) circuit includes a Carry Output Generation (COG) circuit including a first set of inverter gates to generate inverted input signals, and AND gates connected to the first set of inverter gates to generate a first output signal from the inverted input signals. An OR gate is connected to the AND gates, and a second inverter gate is connected to the OR gate. The OR gate generates a second output signal from the first output signal, and the second inverter gate generates a Carry Output (CO) signal from the second output signal. A Sum Generation (SG) circuit is connected to the COG circuit. The SG circuit includes a first cascaded block of transmission gates to generate an output from the CO signal, and a second cascaded block of transmission gates connected to the output of the first cascaded block of transmission gates to generate an output SUM signal.