Common Centroid ESD Diode Arrays for IC Matching
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits (ICs) are vulnerable to electrostatic discharge (ESD) events, which can damage silicon junctions and oxide insulators, leading to performance degradation or render the IC unusable, and existing ESD protection schemes often fail to effectively protect matched input devices due to voltage differentials and impedance issues.
Innovation Solution
A system is implemented within ICs that includes a pair of matched device arrays sharing a common centroid, with ESD diode arrays positioned adjacent to the input devices to provide protection while maintaining the symmetry and matching characteristics of the common centroid layout, and P-type connector arrays coupling the anode terminals of ESD diodes to ground potential to divert current during ESD events.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If ESD diodes are positioned far from input devices to simplify layout, then ESD protection is provided, but impedance at input nodes increases and return loss deteriorates
Solution Approach 1:
The patent positions ESD diodes in a common centroid layout configuration, utilizing spatial arrangement in multiple dimensions to achieve both close proximity to input devices and symmetric matching. This dimensional approach allows ESD diodes to be positioned optimally without compromising layout simplicity.
Solution Approach 2:
The patent merges the ESD protection function with the common centroid layout technique traditionally used for matched device pairs. By combining these concepts, the ESD diodes inherit the matching properties of the common centroid arrangement while providing effective protection at low impedance.
2Reliability
If traditional ESD protection schemes are used, then ESD protection is provided, but voltage differentials and impedance issues prevent effective protection of matched input devices
Solution Approach 1:
The patent applies equipotentiality by positioning ESD diodes in a common centroid configuration that ensures symmetric voltage distribution during ESD events. This arrangement minimizes voltage differentials between matched input devices while providing effective protection.
Solution Approach 2:
The patent uses asymmetric positioning of ESD diodes relative to each input device while maintaining overall symmetric common centroid arrangement. This allows optimal protection for each input while preserving the matching characteristics of the differential pair.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively reduces the size of ESD diodes, decreases impedance at input nodes, and improves return loss and high-frequency performance by positioning ESD diodes close to the input devices, thereby enhancing ESD protection while preserving the matching characteristics of the common centroid pattern.
Implementation Method 1
An electrostatic discharge (ESD) event refers to a temporary and abrupt flow of current between two objects of differing electrical potentials
Implementation Method 2
ESD diode arrays positioned on the IC outside and adjacent to a first perimeter encompassing the device array pair
Implementation Method 3
P-type connector arrays coupling the anode terminals of ESD diodes to ground potential to divert current during ESD events
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A method of protecting a circuit design implemented within an integrated circuit (IC) from electrostatic discharge (ESD) can include positioning a device array pair (104 and 108) comprising first (245) and second (250) device arrays on the IC to share a common centroid (130), wherein the first and second device arrays are matched. An ESD diode array pair (110) comprising first (220) and second (225) ESD diode arrays can be positioned on the IC adjacent to a first perimeter (115) encompassing the first and second device arrays, wherein the first and second ESD diode arrays share the common centroid and are matched. A cathode terminal of each ESD diode (220) of the first ESD diode array can be coupled to an input of the first device array (245), and a cathode terminal of each ESD diode (225) of the second ESD diode array can be coupled to an input of the second device array (250).