Common Gate Input Buffer Circuit for High-Speed Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current input buffers in high-speed memory devices, such as DRAM and SDRAM, face challenges in efficiently processing data at speeds exceeding 6 Gbps due to signal degradation and impedance mismatches, leading to reduced data quality and increased duty cycle offset.
Innovation Solution
The implementation of pseudo-differential common gate input buffers with a common mode feedback (CMFB) loop or without, which utilize continuous time linear equalizer (CTLE) circuits and cross-coupled PMOS structures to amplify and filter signals, reducing duty cycle offset and improving signal quality by maintaining stable current and voltage conditions across process, voltage, and temperature variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional input buffers are used to receive high-speed data, then the memory device can operate at high data rates, but signal degradation and impedance mismatches occur leading to reduced data quality
Solution Approach 1:
The input buffer is divided into multiple differential pairs (first and second differential pairs) with separate input and output paths. This segmentation allows each differential pair to handle specific signal paths independently, reducing signal degradation and improving data quality at high speeds by isolating interference between channels.
Solution Approach 2:
A common mode feedback circuit is implemented that monitors the common mode voltages of the differential pairs and adjusts bias currents to maintain optimal operating conditions. This feedback mechanism compensates for impedance mismatches and signal degradation, ensuring reliable data quality even at high data rates exceeding 6 Gbps.
2Speed
If conventional input buffers process high-speed signals, then data transmission occurs, but duty cycle offset increases due to signal degradation
Solution Approach 1:
The circuit employs asymmetric current mirror loading where PMOS current mirrors are used to balance the differential pairs. This asymmetric design compensates for inherent process variations and duty cycle offset, maintaining precise timing even at high transmission speeds by providing unequal current paths that counteract signal degradation effects.
Solution Approach 2:
The common mode feedback circuit dynamically adjusts bias currents and voltage levels based on operating conditions to maintain optimal duty cycle. By changing electrical parameters (currents and voltages) in response to signal conditions, the circuit compensates for duty cycle offset that would otherwise accumulate at high data rates.
3Productivity
If input buffers are designed for high-speed operation, then data rate increases, but signal distortion increases due to impedance mismatches
Solution Approach 1:
Differential pairs serve as intermediary elements between single-ended input signals and differential output signals. These intermediate differential stages transform and condition signals, reducing distortion by converting single-ended signals to differential form which is more resilient to impedance mismatches and signal degradation at high speeds.
Solution Approach 2:
The common mode feedback circuit continuously monitors and adjusts operating conditions to minimize signal distortion. By detecting changes in common mode voltages and adjusting bias currents accordingly, the feedback mechanism compensates for impedance mismatches that would otherwise cause increasing distortion at higher data processing speeds.
Data Source
AI summary
A memory device includes a common gate input buffer circuit. The input buffer circuit includes an input node configured to receive a signal representative of data to be stored in the memory device and a voltage reference node. The input buffer circuit further includes an amplification circuit electrically coupled to the input node and to the voltage reference node and configured to amplify the signal to provide for an amplified signal. The input buffer circuit additionally includes an equalization circuit electrically coupled to the amplification circuit and configured to process the amplified signal to provide for a filtered signal and an output circuit electrically coupled to equalization circuit and configured to provide for at least one output signal based on the filtered signal, wherein the output signal comprises a differential output signal and wherein the common gate input buffer circuit does not include a common mode feedback (CMFB) loop.