Comparator-Based Level Shifter for Low Propagation Delay
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing level shifters experience severe propagation delay during signal switching due to the influence of clamp circuits and operation delay of cross-coupled inverters, leading to higher uncertainty in signal transition edges.
Innovation Solution
A level shifter comprising a low-level adjustment circuit, a comparator circuit, and a high-level adjustment circuit that provides an additional path for rapid level adjustment, reducing delay by selectively pulling down or up the signal levels between input nodes to appropriate supply voltages, thereby improving the transition edges of the output signal.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple cross-coupled inverters are used for level shifting, then the circuit can transfer signals between different voltage levels, but severe propagation delay occurs during signal switching
Solution Approach 1:
The level shifter is divided into multiple independent functional modules: clamp circuit, comparator circuit, and buffer circuit. Each module performs a specific function (voltage clamping, level comparison, signal buffering) rather than relying on multiple cross-coupled inverters. This segmentation allows for optimized signal paths and reduced propagation delay while maintaining reliable signal transfer between different voltage levels.
Solution Approach 2:
A comparator circuit is introduced as an intermediary component between the input and output stages. The comparator rapidly compares the input signal level with a reference voltage and generates a clean output signal, acting as a mediator that eliminates the need for multiple cross-coupled inverters and their associated propagation delays.
2Manufacturing precision
If clamp circuits are included in the level shifter, then signal level control is improved, but operation delay increases during switching
Solution Approach 1:
The clamp circuit performs preliminary action by pre-establishing the voltage levels at the input stage before the signal needs to be transferred. By clamping the input signal to specific voltage levels early in the process, the subsequent comparator and buffer stages can operate more efficiently with reduced switching delays.
Solution Approach 2:
The comparator circuit serves as an intermediary that receives the clamped signal and rapidly processes it to the output level. This intermediary approach separates the voltage clamping function from the level conversion function, allowing each to be optimized independently and reducing overall switching delay.
3Adaptability or versatility
If multiple inverters are used for level shifting, then voltage level adaptation is achieved, but uncertainty in transition edges increases
Solution Approach 1:
The comparator circuit acts as an intermediary that provides a clean, well-defined transition edge by comparing the input signal against a reference voltage. This intermediary stage eliminates the cumulative uncertainty that would result from multiple inverter stages, producing a reliable output with sharp transition edges while still adapting to different voltage levels.
Solution Approach 2:
The circuit uses parameter changes in the comparator and buffer stages to adapt the signal to different voltage levels. Rather than relying on multiple inverter stages with accumulating uncertainty, the comparator and buffer are designed with specific voltage thresholds and drive capabilities that ensure clean, reliable transitions at the output regardless of the input voltage level.
Data Source
AI summary
A level shifter includes a low-level adjustment circuit, a comparator circuit, and a high-level adjustment circuit. The low-level adjustment circuit pulls down a level of one between a first input node and a second input node to a first low supply voltage. The comparator outputs a one having higher level between the level of the first input node and a second low supply voltage to a first output node, wherein the second low supply voltage is higher than the first low supply voltage. The high-level adjustment circuit selectively adjusts the level of the first output node according to the level of the first input node and the level of the second input node to generate an output signal.