Configurable Command Buffer for Dynamic Point-to-Point Memory Bus

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory bus topologies face inefficiencies due to signal degradation in multi-drop buses and resource wastage in point-to-point connections, particularly when not all connections are utilized, limiting flexibility and performance.

Innovation Solution

The implementation of Dynamic Point-to-Point (DPP) memory-bus topologies, which allow for flexible configuration of memory modules using a memory device with circuitry supporting alternative command interfaces and variable data widths, enabling efficient use of point-to-point connections for different numbers of memory modules without added complexity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multi-drop buses are used to allow flexibility in providing different types and amounts of memory, then adaptability is improved, but signal degradation occurs which reduces speed performance

Engineering Contradiction:
Improveflexibility to provide different types and amounts of memoryVSAvoidspeed performance
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The system segments the memory interface into multiple independent point-to-point connections, each dedicated to specific memory modules. This segmentation eliminates signal degradation from shared buses while maintaining flexibility through selective activation of connection segments based on configuration needs.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system dynamically configures point-to-point connections based on the number and type of memory modules installed. The connection topology changes adaptively - using fewer active connections when fewer modules are present, thereby preventing resource wastage while maintaining optimal signal quality and speed performance.

Inventive Principle:
Principle #15Dynamics

2Speed

If point-to-point connections are used to avoid signal degradation, then speed performance is improved, but connection resources are wasted when not all connections are utilized

Engineering Contradiction:
Improvespeed performanceVSAvoidwasted connection resources
Core Design Contradiction:
SpeedVSLoss of energy

Solution Approach 1:

The system dynamically activates only the number of point-to-point connections required for the installed memory modules. In a one-module configuration, only one connection is active; in two-module configurations, two connections are active. This dynamic activation eliminates resource wastage while preserving the speed advantages of point-to-point connectivity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters (which connections are active) based on configuration requirements. By selectively enabling or disabling specific point-to-point connections according to the number of memory modules installed, the system optimizes resource utilization while maintaining high-speed performance for active connections.

Inventive Principle:
Principle #35Parameter changes

3Speed

If fixed point-to-point topology is used to provide maximum memory support, then speed performance is improved, but flexibility is reduced when fewer memory modules are installed

Engineering Contradiction:
Improvespeed performanceVSAvoidflexibility to provide different numbers of memory modules
Core Design Contradiction:
SpeedVSAdaptability or versatility

Solution Approach 1:

The system employs a dynamic point-to-point topology that adapts its active connections based on the number of memory modules installed. The physical infrastructure supports maximum connectivity, but the system dynamically activates only the necessary connections, providing both high-speed performance for active paths and flexibility for different configurations.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The point-to-point connection infrastructure is designed with universal capability to support multiple memory module configurations. The same physical connections can serve different numbers of modules (1, 2, or more) by selectively activating appropriate connection subsets, making the system universally adaptable while maintaining optimal speed performance.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11782863B2Memory module with configurable command buffer
Publication Date: 2023.10.10 RAMBUS INC
  • US11782863B2 patent drawing
  • US11782863B2 patent drawing
  • US11782863B2 patent drawing

AI summary

A memory module includes memory devices and a configurable command buffer that selects between alternative command ports for controlling different groupings of the memory devices. Memory systems with memory modules incorporating such a command buffer and memory devices support point-to-point connectivity and efficient interconnect usage for different numbers of modules. The memory devices and modules can be of programmable data widths.