Coupled Ring Oscillator Monitors for IC Frequency Tuning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits face variability in performance and power consumption due to small features, leading to pessimistic design assumptions that result in unnecessary power consumption and performance limitations, as existing methods for measuring maximum frequency of operation are either indirect, costly, or fail to account for fluctuating environmental conditions.
Innovation Solution
A network of tightly coupled performance monitors is implemented, using ring oscillators and synchronization circuits to measure actual critical path delays and adjust supply voltage dynamically, allowing for precise measurement of maximum frequency under varying conditions, thereby reducing pessimism and optimizing performance and power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If designers assume worst-case conditions at design time to ensure reliability, then circuit reliability is improved, but performance is limited and power consumption increases
Solution Approach 1:
The patent implements dynamic frequency adjustment by continuously monitoring actual critical path delays and adjusting the operating frequency accordingly. Instead of using a static worst-case frequency assumption, the system dynamically adapts the clock frequency to match the actual circuit performance, thereby improving productivity while maintaining reliability through continuous monitoring and adjustment.
Solution Approach 2:
The patent employs feedback mechanisms where performance monitors continuously measure actual critical path delays and feed this information back to the frequency adjustment logic. This closed-loop feedback system allows the circuit to automatically adjust its operating frequency based on real-time performance data, resolving the contradiction between reliability (ensured by monitoring) and performance (improved by dynamic frequency adjustment).
2Reliability
If worst-case conditions are assumed at design time to ensure reliability, then circuit reliability is improved, but power consumption increases
Solution Approach 1:
The system dynamically adjusts the operating frequency based on actual measured performance rather than using a fixed worst-case frequency. This dynamic adjustment allows the circuit to consume less power by operating at lower frequencies when conditions permit, while still ensuring reliability through continuous monitoring and maintaining worst-case guarantees when necessary.
Solution Approach 2:
The patent changes the operating frequency parameter dynamically based on measured critical path delays. By adjusting this key parameter according to actual circuit behavior rather than worst-case assumptions, the system reduces power consumption while maintaining reliability, as the frequency is optimized to match actual performance characteristics.
3Manufacturing precision
If testing techniques are used to identify specific integrated circuits within variability bands, then manufacturing precision is improved, but measurement precision is limited to testing time only
Solution Approach 1:
The patent implements performance monitors that are built into the circuit during manufacturing, enabling continuous measurement from the moment the circuit is operational. This preliminary action of embedding monitoring capabilities eliminates the limitation of post-manufacturing testing only, allowing precise measurement of critical path delays under actual operating conditions throughout the circuit's lifetime.
Solution Approach 2:
The system provides continuous performance monitoring rather than discrete testing events. The embedded performance monitors continuously measure critical path delays under actual operating conditions, ensuring measurement precision is maintained throughout the circuit's operation, not just at testing time. This continuous measurement approach resolves the contradiction by making measurement precision persistent and condition-specific.
Data Source
AI summary
A circuit interconnection structure for synchronizing a network of oscillators placed on a semiconductor substrate. One such structure comprises a first synchronizing circuit electrically coupled to a second synchronizing circuit through tunable delay circuits. Also disclosed are methods to tune oscillators placed in different regions of a circuit having multiple clock domains by estimating the relative slack of a first group of signals within the circuit with regard to the period of a first clock domain, and estimating the relative slack of the second group of signals within the circuit with regard to the period of second clock domain, wherein the estimating is performed at process and operational corners that cover the variability of the circuit at different speed conditions, then calculating tuning values for the oscillator delays for each region such that the oscillator delay slack matches the worst relative slack of the signals of the same region.