Cross-Point Memory Current Limiter and Sense Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In vertical three-dimensional cross-point memory devices, the asymmetry in capacitive load between wordline and digit line decoders due to structural differences prevents the use of a single current limiter and sense circuit for both positive and negative program polarities, leading to inefficiencies and potential damage to memory cells during programming operations.
Innovation Solution
Implementing separate current limiters and sensing circuits on the digit line side for negative and positive program polarities, with no sensing circuitry on the wordline side, to control and manage current effectively during programming, thereby avoiding the limitations of shared current limiters in existing technologies.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single shared current limiter and sense circuit are used for both positive and negative program polarities, then device complexity is reduced, but current control precision and reliability deteriorate due to asymmetric capacitive loads
Solution Approach 1:
The patent divides the single shared current limiter and sense circuit into separate dedicated circuits for positive and negative program polarities. Specifically, a first current limiter and first sense circuit are provided for positive polarity operations, while a second current limiter and second sense circuit are provided for negative polarity operations. This segmentation allows each circuit to be optimized for its specific polarity's capacitive load characteristics, resolving the contradiction between device complexity and current control reliability.
Solution Approach 2:
The patent applies local quality by tailoring the circuit characteristics to match the specific capacitive load requirements of each polarity. The first current limiter and sense circuit are designed with parameters optimized for positive polarity operations, while the second current limiter and sense circuit are designed with parameters optimized for negative polarity operations. This localized optimization ensures that each circuit operates at peak efficiency for its designated polarity, improving overall reliability without requiring a completely redesigned system.
2Reliability
If separate current limiters and sensing circuits are implemented for positive and negative program polarities, then current control precision and reliability improve, but device complexity increases
Solution Approach 1:
The patent segments the current limiting and sensing functions into separate dedicated circuits for each polarity, with the first current limiter and first sense circuit handling positive polarity operations independently from the second current limiter and second sense circuit handling negative polarity operations. This segmentation enables independent optimization of each circuit's performance parameters, improving current control precision while managing complexity through modular architecture.
Solution Approach 2:
The patent implements dynamic switching between the first and second current limiters and sense circuits based on the selected program polarity. A polarity detection mechanism automatically selects the appropriate circuit pair for the current operation, allowing the system to adapt its configuration dynamically. This dynamic approach enables the system to optimize performance for each polarity without requiring both circuits to be simultaneously active, thereby managing overall device complexity.
3Measurement precision
If wordline discharge is performed before sensing, then sensing accuracy improves, but operation time increases due to waiting period
Solution Approach 1:
The patent performs preliminary discharge of the wordline before the sensing operation begins. The wordline is discharged to a known state (typically ground or reference potential) prior to initiating the current sensing measurement. This preliminary action ensures that the wordline is in a stable, predictable state when sensing begins, eliminating transient effects that would interfere with measurement accuracy. The timing is coordinated such that this discharge completes before the sensing window opens, ensuring accurate measurements without significant time penalty.
Solution Approach 2:
The patent structures the programming and sensing operations to minimize idle waiting time while maintaining sensing accuracy. The wordline discharge is overlapped with or immediately precedes the sensing operation in a continuous sequence, rather than being a separate sequential step with significant gaps. This continuity approach ensures that the useful actions (discharge preparation followed immediately by sensing) flow without interruption, reducing overall operation time while maintaining the accuracy requirements through proper timing coordination.
Data Source
AI summary
Systems, methods, and apparatus related to memory devices. In one approach, a vertical three-dimensional cross-point memory device uses digit line decoders that include, on the digit line side of memory cells, a current limiter and sensing circuit configured to control program current in either of positive or negative program polarities, as selected by a controller. Two current limiters are each used on the digit line side of each memory cell. A negative polarity current limiter is used for pull-up, and a positive polarity current limiter is used for pull-down. A negative polarity sensing circuit is used between the respective digit line decoder and a positive supply voltage. A positive polarity sensing circuit is used between the respective digit line decoder and a negative supply voltage. The current limiter and sensing circuit pair of the same polarity is coupled to each digit line decoder based on the selected program polarity.