Current Mirror Bias Circuit for Wide Input Voltage Range

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional bias circuits with diode-connected transistors in series have limited input voltage ranges, affecting accuracy and performance when power supply voltage is low.

Innovation Solution

A bias circuit design incorporating multiple current mirror circuits and current sources to generate precise and stable bias voltages, utilizing field effect transistors to maintain high precision and wide input voltage range.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If two diode connected transistors are coupled in series to provide bias voltages, then the bias circuit structure is simple, but the input voltage range is limited and accuracy deteriorates when power supply voltage is low

Engineering Contradiction:
Improvebias circuit structureVSAvoidbias voltage accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent divides the bias circuit into multiple independent current mirror circuits (first, second, third, and fourth current mirror circuits) with separate transistor pairs. Each current mirror circuit operates independently to generate specific bias voltages, avoiding the series coupling limitation. This segmentation allows each transistor to operate within its optimal voltage range, maintaining accuracy across a broader input voltage range while keeping individual circuit modules simple.

Inventive Principle:
Principle #1Segmentation

2Device complexity

If two diode connected transistors are coupled in series, then the circuit configuration is compact, but the input voltage range is restricted

Engineering Contradiction:
Improvecircuit configurationVSAvoidinput voltage range
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent transitions from a one-dimensional series coupling arrangement to a two-dimensional parallel architecture where multiple current mirror circuits operate simultaneously at different voltage levels. The first and second current mirror circuits generate first bias voltage, while the third and fourth current mirror circuits generate second bias voltage, creating multiple operational dimensions that expand the overall input voltage range without increasing physical footprint.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20250284306A1Bias Circuit and the Control Method thereof
Publication Date: 2025.09.11 HANGZHOU SILICON-MAGIC SEMICON TECH CO LTD
  • US20250284306A1 patent drawing
  • US20250284306A1 patent drawing
  • US20250284306A1 patent drawing

AI summary

A bias circuit having a first current source, a second current source, a first current mirror circuit, a second current mirror circuit, a third current mirror circuit and a fourth current mirror circuit. The first current mirror circuit has a first transistor and a second transistor. The first current mirror circuit and the second current mirror circuit are configured to guarantee equal voltages at the drain terminals and equal voltages at the source terminals of the first and second transistors, such that the first current mirror circuit has high precision and the bias circuit has a large input voltage range.