DAC Current Source Layout for Gradient Error Cancellation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Gradient errors in integrated circuits due to temperature or process variations affect the accuracy of digital-to-analog converters (DACs), requiring complex calibration that is often undesirable in certain applications.

Innovation Solution

The placement of current elements in a DAC array is optimized such that consecutive pairs are symmetrically arranged around the center to cancel first-order gradient errors, with larger spatial separation for higher signal amplitudes and splitting each current element into sub-elements for independent linear gradient cancellation, addressing both linear and second-order gradient effects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If calibration circuitry is added to address gradient errors, then gradient error cancellation is improved, but device complexity and silicon area increase

Engineering Contradiction:
Improvegradient error cancellationVSAvoidcalibration circuitry
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The current element pairs automatically cancel gradient errors through their symmetric placement and complementary error characteristics, without requiring external calibration circuitry. The system uses its own inherent structure to correct the gradient-induced mismatches, eliminating the need for additional calibration components.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

While the overall array is symmetric, individual current element pairs are deliberately placed asymmetrically with respect to the center, with one element having a positive error and the other a negative error of approximately the same magnitude. This asymmetric placement within pairs enables automatic gradient error cancellation.

Inventive Principle:
Principle #4Asymmetry

2Measurement precision

If current elements are placed symmetrically around the center, then first-order gradient errors are reduced, but spatial arrangement complexity increases

Engineering Contradiction:
Improvefirst-order gradient error cancellationVSAvoidspatial arrangement
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The gradient error cancellation function is extracted from complex calibration circuitry and embodied in the simple geometric placement of current element pairs. By taking out the calibration function and implementing it through spatial arrangement alone, the patent reduces device complexity while maintaining gradient error cancellation capability.

Inventive Principle:
Principle #2Taking out (Extraction)

3Measurement precision

If current elements are split into sub-elements, then second-order gradient effects are reduced, but silicon area increases

Engineering Contradiction:
Improvesecond-order gradient error cancellationVSAvoidsilicon area
Core Design Contradiction:
Measurement precisionVSArea of stationary object

Solution Approach 1:

Current elements are segmented into pairs, with each pair containing two sub-elements placed at different locations in the array. This segmentation allows each sub-element to exhibit different gradient errors that complement each other, enabling second-order gradient cancellation without requiring excessive silicon area.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS9094042B2DAC current source matrix patterns with gradient error cancellation
Publication Date: 2015.07.28 SKYWORKS SOLUTIONS INC
  • US9094042B2 patent drawing
  • US9094042B2 patent drawing
  • US9094042B2 patent drawing

AI summary

First order gradient errors are canceled with no current source splitting by placing consecutive current sources symmetrically around the center of the array. Consecutive elements that correspond to small input amplitudes (mid-scale codes) make a smaller spatial jump than those correspond to larger signal amplitudes. Both linear and second order gradients are reduced by splitting each current cell into two and placing sub-elements symmetrically with respect to the center of the array to address the linear gradient effect. To address second order gradients, current element placement follows a pattern such that consecutive element pairs are chosen with one of the pair being placed with respect to the zero error contour of the second order gradient so as to have a positive error and the second of the pair being placed so as to have a negative error resulting in reduced second order error accumulation.